Xilinx 現在是 AMD 的一部分 更新的隱私條款
  2. IP 核
  3. AXI UART 16550

AXI UART 16550

簡介

现金网博e百 描述

The AXI Universal Asynchronous Receiver Transmitter (UART) 16550 connects to the AMBA® (Advance Microcontroller Bus Architecture) AXI (Advanced eXtensible Interface) and provides the controller interface for asynchronous serial data transfer. This soft IP core is designed to connect via an AXI4-Lite interface. The AXI UART 16550 described in this document incorporates features described in the National Semiconductor PC16550D UART with FIFOs Data Sheet.

The National Semiconductor PC16550D data sheet is referenced throughout this document and should be used as the authoritative specification. Differences between the National Semiconductor PC16550D and the AXI UART 16550 data sheet are highlighted in the Specification Exceptions section.

主要特性與優勢

  • AXI4-Lite interface for register access and data transfers
  • Hardware and software register compatible with all standard 16450 and 16550 UARTs
  • Supports default core configuration for 9600 baud, 8 bits data length, 1 stop bit and no parity
  • Implements all standard serial interface protocols
    • 5, 6, 7 or 8 bits per character
    • Odd, Even or no parity detection and generation
    • 1, 1.5 or 2 stop bit detection and generation
  • Internal baud rate generator and separate receiver clock input
  • Modem control functions
  • Prioritized transmit, receive, line status and modem control interrupts
  • False start bit detection and recover
  • Line break detection and generation
  • Internal loopback diagnostic functionality
  • 16 character transmit and receive FIFOs

資源利用

3d狮王轮盘游戏下载

器件係列:

設計工具:

相關现金网博e百 :

技術文檔

特色技術文檔

Default Default 標題 文件類型 日期