



Xilinx Products, Solutions and Technology for ADAS/AD

Paul Zoratti
Xilinx
Director: Automotive Solutions & Architects

January 2021

Xilinx Product Evolution in Automotive

FPGA



HW Programmable SoC



HW Programmable MPSoC



ADAPTIVE COMPUTE ACCELERATION PLATFORM



2008

2010

2012

2014

2016

2018

2020

2022

1 Mpixel Camera
Warning (only)




Bird's Eye View

2 Mpixel Camera
Warning & Mitigation



3D Surround View

4 Mpixel Camera
Broader Protection & Control



Dynamic 3D Surround


8 Mpixel Camera
Autonomous Drive/Park



Next Gen 3D Surround w/ AI

Xilinx All Programmable SoC and MPSoC

A Game Changing Technology in Automotive



ZYNQ

28nm


ZYNQ
UltraSCALE+

16FF+




SoC: System on Chip
MPSoC: Multi-Processor System on Chip

XILINX

Xilinx Automotive SoC & ACAP Applications





DAPD = Data Aggregation, Pre-Processing & Distribution
 Accel = Compute Acceleration (e.g. CNN Processing)




Field Programmable Gate Array Based SoC's

Block/Ultra RAMs





SysMon / ADCs


Processing System




DSP Slices



I/O Blocks



Configurable Logic Blocks





What is an FPGA?


Flexibility and Performance

Field Programmable Gate Array Based SoC's


FPGA Fabric = Programmable Logic




> Common Processor Peripherals (e.g. CAN / CAN-FD)




> MicroBlaze 32-bit Soft Processor




> Application Focused Connectivity (e.g. MIPI CSI-2 Controller and D-PHY)



> Highly Parallelized and Customized DSP Acceleration (e.g. FFT)



> Inference DNN Processing Engines



> Unique, Differentiating User-Defined Functions or Pipelines of Functions


Functional Partitioning for Zynq UltraScale+

A Heterogenous Processing Platform

- Feature Application SW
- Algorithm Configuration & Control
- Object Tracking
- Environment Assessment
- Feature State Control

- HMI Graphic Overlay

- Configuration Security Unit
- Platform Management Unit



- Parallelized Computational Accelerators
- High Bandwidth Large Volume Data
- Scalable/Adaptable Interfaces
- Application Specific FS Circuits/Monitoring

- System Control Decisions
- Diagnostics /FuncSafety
- Vehicle Comms

Functional Safety Elements
ASIL Support

Sensor / HMI Interfaces
(e.g. MIPI CSI-2 / DPHY)

Video Processing
(Pixel Manipulation)

Image Analytics / Machine Learning Acceleration

ToF (Radar/Lidar) Sensor Processing

Sensor Fusion & Perception Acceleration

Versal Architecture Overview



Adaptable Engines

- 2X compute density
- Voltage scaling for perf/watt



Scalar Engines

- Platform Control
- Embedded Edge Compute




PCIe Gen4/5 & CCIX

- 2X PCIe & DMA bandwidth
- Cache-coherency




DDR4 Memory

- 3200-DDR4, 4266-LPDDR4
- 2X bandwidth/pin



Transceiver Leadership

- Broad range, 1G → 112G
- 58G in mainstream devices (32G in XA)



Intelligent Engines (DSP)

- AI Compute
- Diverse DSP Workloads



Programmable NoC


- Guaranteed Bandwidth
- Enables SW Programmability



Programmable I/O


- Any interface or sensor
- Includes 3.2Gb/s MIPI

Forward-Looking Camera Partitioning Example



ML Processing on Versal DPU Architecture Design

- > **Target: Configurable/Scalable DPU**
 - > DPU = Deep-learning Processing Unit
 - > A powerful combination of PL and AIE resources to realize optimized ML Processing
- > **AIE:** Conv engine
- > **PL:** Depthwise Conv, Elementwise, Pooling, softmax and Instruction scheduler
- > **Instruction:** Control the data flow between AIE and PL. Control different engines in MISC.





Xilinx Solutions Slides

From horizontal IP to partner application specific solutions



Xilinx Radar/Lidar ML Processing

Pointpillars on Lidar Data Example





Demo specification

- > Model: Pointpillars
- > Framework: Pytorch
- > Dataset: Kitti, 64-channel, 1~2Mpoints/sec
- > 25fps (40ms latency), 1x DPU B4096 @ 300MHz on ZCU102
- > General access in Vitis AI 1.3

ZU+ -based 4D Radar Processor Concept

Hardware Accelerated Performance Optimized to RF Modulation and Control Strategies



Sensor Application Code

Comms, Diagnostics, Watchdog Code

Beam Element/Motor Control Integration

RF/Control Components


High Speed Multi-Channel A/D Converters

e.g. 16 receive channels

PROTECTED. CUSTOMIZED. DIFFERENTIATING, AND PRODUCT SPECIFIC IP OPPORTUNITIES



Viewable System Processing

- ▶ From simple rear view camera to mirror enhancement and replacement to 3D surround view with flying camera
- ▶ Image Warping, Stitching (Panoramic, Bowl, other), and View Transformation in a scalable product family to cost effectively meet sensor and system performance needs
- ▶ Full development platform available from Xilinx Ecosystem Partner Xylon




Vision Analytics Processing

- ▶ From traditional machine vision to the latest and innovative ML vision processing
- ▶ A new breed of Xilinx Ecosystem Partner



Automated Parking Functionality as Foundation for Domain Controller and other AD initiatives

- > Combining Surround View, ML Processing and Vehicle Control into an automated parking feature



Some Xilinx Sourced Relevant IP

- ▶ Connectivity
 - MIPI CSI, MIPI DSI, HDMI, Display Port
 - Ethernet TSN, SLVS
- ▶ Video Processing
 - Mixer, Scaler, Framebuffer, Video Controller
 - ISP – DPC, Demosaic, Gamma Correction, AWB/AE, HDR, Color Correction, Noise Reduction, etc.
 - Transformation, Image Warping and Stitching
- ▶ Image Processing
 - OpenCV Libraries – e.g. Harris Corner, Optical Flow, Stereo Disparity, , HoG/SVM, Hough Transform
- ▶ General
 - Windowing, FFT, Kalman Filter, SVD, FIR Filter, etc.



Xilinx Unique Technology Advantages

OTA HW

Dynamic Function Exchange


Functional Safety



Over-the-Air Silicon Updates (OTA)

- Over-The-Air update to enable modifications for Software AND Hardware
- Evolve neural network implementations over time
- Add new features or update mission critical functions
- Future proof for emerging security threats
- Update safety algorithms
- Perform remediation or corrective action


Upgrade Hardware
of Deployed Systems




Dynamic Function eXchange (DFX)

Efficient, Low Latency Exchange of Functions

- ▶ Leverages the ability to reprogram portions of Xilinx Programmable Logic (PL) fabric while the remainder of the fabric remains fully functional
- ▶ Result is “silicon re-use” for uniquely efficient, cost-effective implementation of mutually exclusive applications




Example Multi-Feature Sensor Configuration



- RADAR/LIDAR Interface
- Camera Interface
- Vehicle/Other Interfaces
- Cameras (8)
- Radar/Lidar (2)
- Ultrasonics (12)

Mutually Exclusive Feature Bundles

Pre-Drive Security



Keyless Entry




Vehicle Security




Biometric Identification

Low-Speed/Parking



Automated Park Assist




360 Degree Surround View

Highway Driving




Driver Monitoring System




Forward Camera w/
Surround Monitor

Central Module Architecture




Central Module Architecture

PreDrive Security




Central Module Architecture

Low Speed/Parking



Central Module Architecture


Highway Driving



Dynamic Function eXchange (DFX)

Efficient, Low Latency Exchange of Functions

- ▶ Leverages the ability to reprogram portions of Xilinx Programmable Logic (PL) fabric while the remainder of the fabric remains fully functional
- ▶ Result is “silicon re-use” for uniquely efficient, cost-effective implementation of mutually exclusive applications
- ▶ Silicon Re-Use = Lower Density Device = Lower Cost & Power



Xilinx Functional Safety Solutions



Summary




▶ Cost-effective & Scalable Device Families

- Platform design for BoM scaling to various ADAS / AD Sensor and Feature Bundles



▶ Unique IP portability

- IP designs migrate to / from Distributed Sensors to Centralized Modules




> Optimal Partitioning Between System Software and Hardware Accelerators

- >> Integrated Sensor Data Aggregation, Compute Acceleration, and Scalar Processing




> Power Efficient, High Utilization AI / ML Inference

- >> More effective use of TOPs



▶ Customer-owned (Proprietary) or Xilinx / Partner Licensable IP / Accelerators

- Market Differentiation / Leadership and Fast Time to Market



▶ Independent (Isolated), Simultaneous, and Optimized Processing Pipelines

- Lowest latency sensor data paths and sensor fusion



▶ In-field SW and HW upgradability (Unique OTA-HW)

- Unparalleled ability to update system capabilities / performance



▶ Dynamic Function Exchange (processing pipelines) for Unmatched Adaptability

- Efficiently address multi-feature systems requirements with minimized cost & power



Thank You

