

Vivado Design Suite Tutorial

Design Flows Overview

Vivado Design Suite

UG888 (v2022.2) November 9, 2022

Xilinx is creating an environment where employees, customers, and partners feel welcome and included. To that end, we're removing noninclusive language from our products and related collateral. We've launched an internal initiative to remove language that could exclude people or reinforce historical biases, including terms embedded in our software and IPs. You may still find examples of non-inclusive language in our older products as we work to make these changes and align with evolving industry standards. Follow this <u>link</u> for more information.



AMD7 XILINX

Table of Contents

Vivado Design Flows Overview	4
Working in Project Mode and Non-Project Mode	4
Tutorial Design Description	7
Hardware and Software Requirements	7
Preparing the Tutorial Design Files	7
Lab 1: Using the Non-Project Design Flow	8
Step 1: Examine the Example Script	8
Step 2: Starting Vivado with the Example Design	8
Step 3: Synthesizing the Design	9
Step 4: Launching the Vivado IDE	10
Step 5: Defining Timing Constraints and I/O Planning	11
Step 6: Exporting the Modified Constraints	.15
Step 7: Implementing the Design	16
Step 8: Opening a Design Checkpoint	16
Step 9: Analyzing Implementation Results	17
Step 10: Exiting the Vivado Tool	19
Lab 2: Using the Project Design Flow	21
Step 1: Creating a Project	
Step 2: Using the Sources Window and Text Editor	27
Step 3: Elaborating the RTL Design	.30
Step 4: Using the IP Catalog	32
Step 5: Running Behavioral Simulation	32
Step 6: Reviewing Design Run Settings	33
Step 7: Synthesizing and Implementing the Design	.35
Step 8: Analyzing the Synthesized Design	37
Step 9: Analyzing the Implemented Design	.40
Step 10: Generating a Bitstream File	42
Summary	43

Appendix A: Additional Resources and Legal Notices......45

AMD**7** XILINX

Xilinx Resources	45
Documentation Navigator and Design Hubs	45
References	45
Revision History	46
Please Read: Important Legal Notices	



Vivado Design Flows Overview

IMPORTANT! This tutorial requires the use of the Kintex[®]-7 family of devices. You will need to update your Vivado[®] tools installation if you do not have this device family installed. Refer to the Vivado Design Suite User Guide: Release Notes, Installation, and Licensing (UG973) for more information on Adding Design Tools or Devices.

This tutorial introduces the use models and design flows recommended for use with the Xilinx[®] Vivado[®] Integrated Design Environment (IDE). This tutorial describes the basic steps involved in taking a small example design from RTL to bitstream, using two different design flows as explained below. Both flows can take advantage of the Vivado IDE, or be run through batch Tcl scripts. The Vivado Tcl API provides considerable flexibility and power to help set up and run your designs, as well as perform analysis and debug.

VIDEO: You can also learn more about the Vivado Design Suite design flows by viewing the quick take video at Vivado Design Flows and the Vivado Getting Started with the Vivado IDE quick take video.

TRAINING: Xilinx provides training courses that can help you learn more about the concepts presented in this document. Use these links to explore related courses:

- Designing FPGAs Using the Vivado Design Suite 1
- Designing FPGAs Using the Vivado Design Suite 2

Working in Project Mode and Non-Project Mode

Some users prefer the design tool for automatically managing their design flow process and design data, while others prefer to manage sources and process themselves. The Vivado Design Suite uses a project file (.xpr) and directory structure to manage the design source files, store the results of different synthesis and implementation runs, and track the project status through the design flow. This automated management of the design data, process, and status requires a project infrastructure. For this reason, Xilinx refers to this flow as the Project Mode.

Other users prefer to run the FPGA design process more like a source file compilation, to simply compile the sources, implement the design, and report the results. This compilation style flow is referred to as the Non-Project mode. The Vivado Design Suite easily accommodates both of these use models.



Both of these flows utilize a project structure to compile and manage the design. The main distinctions are that Non-Project mode processes the entire design in memory. No files are written to disk. While Project mode creates and maintains a project directory structure on disk to manage design sources, results, and project settings and status.

The following provides a brief overview of Project mode and Non-Project mode. For a more complete description of these design modes, and the features and benefits of each, refer to the *Vivado Design Suite User Guide: Design Flows Overview* (UG892).

Non-Project Mode

This use model is for script-based users who do not want Vivado tools to manage their design data or track their design state. The Vivado tools simply read the various source files and compile the design through the entire flow in-memory. At any stage of the implementation process, you can generate a variety of reports, run design rule checks (DRCs), and write design checkpoints. Throughout the entire flow, you can open the design in-memory, or any saved design checkpoint, in the Vivado IDE for design analysis or netlist/constraint modification. Source files, however, are not available for modification in the IDE when running the Non-Project mode. It is also important to note that this mode does not enable project-based features such as source file and run management, cross-probing back to source files, design state reporting, etc. Essentially, each time a source file is updated on the disk; you must know about it and reload the design.

There are no default reports or intermediate files created within the Non-Project mode. You must direct the creation of reports or design checkpoints with Tcl commands.

Project Mode

This use model is for users who want the Vivado tools to manage the entire design process, including features like source file, constraint and results management, integrated IP design, and cross probing back to sources. In Project mode, the Vivado tools create a directory to manage the design source files, IP data, synthesis and implementation run results and related reports. The Vivado Design Suite manages and reports the status of the source files, configuration, and the state of the design. You can create and configure multiple runs to explore constraint or command options. In the Vivado IDE, you can cross-probe implementation results back to the RTL source files. You can also script the entire flow with Tcl commands, and open Vivado IDE as needed.

Using Tcl Commands

The Tcl commands and scripting approach vary depending on the design flow used. When using the Non-Project mode, the source files are loaded using <code>read_verilog, read_vhdl</code>, <code>read_edif, read_ip</code>, and <code>read_xdc</code> commands. The Vivado Design Suite creates an in-memory design database to pass to synthesis, simulation, and implementation. When using Project mode, you can use the <code>create_project, add_files</code>, <code>import_files</code>, and <code>add_directories</code> commands to create the project infrastructure needed to manage source



files and track design status. Replace the individual "atomic" commands, <code>synth_design</code>, <code>opt_design</code>, <code>place_design</code>, <code>route_design</code>, and <code>write_bitstream</code> in the Batch flow, with an all-inclusive command called <code>launch_runs</code>. The <code>launch_runs</code> command groups the atomic commands together with other commands to generate default reports and track the run status. The resulting Tcl run scripts for the Project mode are different from the Non-Project mode. This tutorial covers the Project mode and Non-Project mode, as well as the Vivado IDE.

Many of the analysis features discussed in this tutorial are covered in more detail in other tutorials. Not every command or command option is represented here. To view the entire list of Tcl commands provided in the tools, consult the *Vivado Design Suite Tcl Command Reference Guide* (UG835).

This tutorial contains two labs that can be performed independently.

Lab 1: Using the Non-Project Design Flow

- Walk through a sample run script to implement the bft design.
- View various reports at each step.
- Review the vivado.log file.
- Write design checkpoints.
- Open the Vivado IDE after synthesis to review timing constraint definition and I/O planning and demonstrate methods to update constraints.
- Open the implemented Design Checkpoint to analyze timing, power, utilization and routing.

Lab 2: Using the Project Based Design Flow

- Create a new project.
- Walk through implementing the bft design using the Vivado IDE.
- View various reports at each step.
- Open the synthesized design and review timing constraint definition, I/O planning and design analysis.
- Open the implemented design to analyze timing, power, resource utilization, routing, and cross-probing.

Tutorial Design Description

The sample design used throughout this tutorial consists of a small design called bft. There are several VHDL and Verilog source files in the bft design, as well as a XDC constraints file. The design targets an xc7k70T device. A small design is used to allow the tutorial to be run with minimal hardware requirements and to enable timely completion of the tutorial, as well as to minimize the data size.

Hardware and Software Requirements

This tutorial requires that the 2022.2 Vivado Design Suite software release or later is installed. The following partial list describes the operating systems that the Vivado Design Suite supports on x86 and x86-64 processor architectures:

See the Vivado Design Suite User Guide: Release Notes, Installation, and Licensing (UG973) for a complete list and description of the system and software requirements.

Preparing the Tutorial Design Files

You can find the files for this tutorial in the Vivado Design Suite examples directory at the following location:

<Vivado_install_area>/Vivado/<version>/examples/Vivado_Tutorial

You can also extract the provided ZIP file, at any time, to write the tutorial files to your local directory, or to restore the files to their starting condition.

Extract the ZIP file contents from the software installation into any write-accessible location.

<Vivado_install_area>/Vivado/<version>/examples/Vivado_Tutorial.zip

The extracted Vivado_Tutorial directory is referred to as the <Extract_Dir> in this Tutorial.

Note: You will modify the tutorial design data while working through this tutorial. You should use a new copy of the original <code>Vivado_Tutorial</code> directory each time you start this tutorial.



Lab 1

Using the Non-Project Design Flow

This lab focuses on Non-Project mode and the associated Tcl commands.

Step 1: Examine the Example Script

 Open the example script, <Extract_Dir>/Vivado_Tutorial/ create_bft_kintex7_batch.tcl in a text editor and review the different steps.

```
STEP#0: Define output directory location.
STEP#1: Setup design sources and constraints.
STEP#2: Run synthesis, report utilization and timing estimates, write
checkpoint design.
STEP#3: Run placement and logic optimization, report utilization and
timing estimates, write checkpoint design.
STEP#4: Run router, report actual utilization and timing, write
checkpoint design, run drc, write verilog and xdc out.
STEP#5: Generate a bitstream.
```

Notice that many of the Tcl commands are commented out. You will run them manually, one at a time.

2. Leave the example script open, as you will copy and paste commands from it later in this tutorial.

Step 2: Starting Vivado with the Example Design

- 1. To open Vivado, do either of the following:
 - On Linux:
 - 1. Change to the directory where the lab materials are stored:

```
cd <Extract_Dir>/Vivado_Tutorial
```

Launch the Vivado Design Suite Tcl shell, and source a Tcl script to create the tutorial design:

```
vivado -mode tcl -source create_bft_kintex7_batch.tcl
```



- On Windows:
 - 1. Launch the Vivado Design Suite Tcl shell:

Start \rightarrow Xilinx Design Tools installation may be called something other than \rightarrow Vivado <version> \rightarrow Vivado <version> Tcl Shell

Note: Your Vivado Design Suite installation may be called Design Tools on the Start menu.

2. In the Tcl shell, change to the directory where the lab materials are stored.

Vivado% cd <Extract_Dir>/Vivado_Tutorial

3. Source a Tcl script to create the design tutorial.

Vivado% source create_bft_kintex7_batch.tcl

After the sourced script has completed, the Vivado Design Suite Tcl shell, hereafter called the Tcl shell, displays the Tcl prompt: Vivado%

🔤 Vivado 201x.x Tcl Shell - C:\Xilinx\Vivado\201x.x\bin\vivado.bat -mode tcl 📃 🖃 💽
****** Vivado v201x.x (64-bit) ***** SW Build 1802946 on Tue Mar 7 19:49:50 MST 2017 **** IP Build 1802429 on Tue Mar 7 21:36:26 MST 2017 ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
Sourcing tcl script 'C:/Users/Xilinx/AppData/Roaming/Xilinx/Vivado/Vivado_init.t cl' Hello from User/vivado_init.tcl
INFO: [Common 17-361] Successfully registered 'findCommand' as 'findCmd'. INFO: [Common 17-361] Successfully registered 'file_time' as 'fileTime'. Vivado% cd C:/Data/Vivado_Tutorial
Vivado% source create_bft_kintex?_batch.tcl # set outputDir ./Tutorial_Created_Data/bft_output # file mkdir \$outputDir # set_part xc7k?0ftDg484-2
INFC: [Coretcl 2-1500] The part has been set to 'xc7k70tfbg484-2' for the curren t project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_ checkpoint -part command to change the part used by an existing checkpoint desig
n. # read_vhdl -library bftLib [glob ./Sources/hdl/bftLib/*.vhdl] # read_vhdl ./Sources/hdl/bft.vhdl # read_verilog [glob/Sources/hdl/*.v]
read_xdc ./Sources/bft_full_kintex7.xdc C:/Data/Vivado_Tutorial/Sources/bft_full_kintex7.xdc Vivado%

You can enter additional Tcl commands from the Tcl prompt.

Step 3: Synthesizing the Design

 Copy and paste the synth_design command from the create_bft_kintex7_batch.tcl script into the Tcl shell and wait for synthesis to complete. You can paste into the Tcl shell using the popup menu, by clicking the right mouse button.

```
synth_design -top bft
```



Note: The command in the example script is a comment. Do not copy the leading '#' character, or your command will also be interpreted as a comment.

- 2. Examine the synthesis report as it scrolls by.
- 3. When the Vivado Tcl prompt has returned, copy and paste the write_checkpoint, report_timing_summary, report_power, report_clock_interaction, and report_high_fanout_nets commands that follow synthesis.

```
write_checkpoint -force $outputDir/post_synth
report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
report_power -file $outputDir/post_synth_power.rpt
report_clock_interaction -delay_type min_max -file \
$outputDir/post_synth_clock_interaction.rpt
report_high_fanout_nets -fanout_greater_than 200 -max_nets 50 -file \
$outputDir/post_synth_high_fanout_nets.rpt
```

4. Open another window to look at the files created in the output directory. On Windows, it might be easier to use the file browser.

<Extract_Dir>/Vivado_Tutorial/Tutorial_Created_Data/bft_output

5. Use a text editor to open the various report (*.rpt) files that were created.

Step 4: Launching the Vivado IDE

Even though a Vivado project has not been created on disk, the in memory design is available in the tool, so from the Tcl shell you can open the Vivado IDE to view the design.

Non-Project mode enables the use of the Vivado IDE at various stages of the design process. The current netlist and constraints are loaded into memory in the IDE, enabling analysis and modification. Any changes to the logic or the constraints are live in memory and are passed to the downstream tools. This is quite a different concept than with the ISE tools that require saving and reloading files.

Open the IDE using the start_gui command.

```
Vivado% start_gui
```

The Vivado IDE provides design visualization and exploration capabilities for your use. From the Vivado IDE, you can perform further analysis and constraint manipulation on the design.



ile Edit Flow Tools Window Layo	·		
	H 0 0 4 × ×		E Default Layout
NTHESIZED DESIGN - xc7k70tfbg484-2			?
ources Netlist ×	? _ 🗆 🖆 Device		2 🗆 🖾
¥ Ы	♦ + + 0.	9. 💥 🔊 🚱 🛄 R6 🗐 👊	
bft	î		
Nets (1726)			
Leaf Cells (142) arnd1 (round_1)			
arnd2 (round 2)			
arnd3 (round_3)		XÜY3 X1Y3	
arnd4 (round_4)			
egressLoop[0].egressFifo (FifoBuffer)			
<pre>egressLoop[1].egressFifo (FifoBuffer_0)</pre>			
<pre>egressLoop[2].egressFifo (FifoBuffer_1)</pre>		XŮY2 X1Y2	
egressLoop[3].egressFifo (FifoBuffer_2)	~		
roperties	? _ 🗆 🗳 ×		
	$\leftarrow \rightarrow \diamond $	x0 y1	
Select an object to see propertie	es		
		X0 Y0 X1 Y0	
CI Console × Messages			? _ 🗆
Q 🗶 🗢 II 🗉 💷 🖬			
Finished Writing Synthesis Report : T	Time (s): cpu = 00:01:12 ; elapsed	= 00:01:22 . Memory (MB): peak = 838.383 ; gain = 518.	508
Synthesis finished with 0 errors, 0 c	nitial manning and 226 manning		
)0:01:11 . Memory (MB): peak = 838.383 ; gain = 195.934	
	ne (s): cpu = 00:01:12 ; elapsed =	00:01:22 . Memory (MB): peak = 838.383 ; gain = 518.50	8
∃ stop_gui] Vivado% start_gui			
-			
<			>
Type a Tcl command here			

Figure 1: Vivado IDE - Non-Project Mode

TIP: To stop the GUI and return to the Vivado Design Suite Tcl shell, use the stop_gui command. If you use the **File** \rightarrow **Exit** command from the Vivado IDE, you will completely exit the Vivado tool.

Because the design does not have a project in Non-Project mode, the Vivado IDE does not enable source file or run management. You are effectively analyzing the current in memory design. The Vivado Flow Navigator and other project based commands are also not available in Non-Project mode.

Step 5: Defining Timing Constraints and I/O Planning

You must often define timing and physical constraints for the design prior to implementation. The Vivado tools let you load constraints from constraints file(s), or enter constraints interactively using the IDE.

AMD7 XILINX

Define Timing Constraints

1. Open the Timing Constraints window: **Window** → **Timing Constraints**, as shown in the following figure.

Timing Constraints								? _ D @ X	
	+ -	🖉 Creat	e Clock						
 Clocks (2) 	Position	Clock Name	Period (ns)	Rise At (ns)	Fall At (ns)	Add Clock	Source Objects	Source File	
Create Clock (2)	1	wbClk	10.000				[get_ports wbClk]	bft_full_kintex7.xdc	
Create Generated Clock (0)	2	bftClk	5.000				[get_ports bftClk]	bft_full_kintex7.xdc	
Rename Auto-Derived Clock (0)	Double c	lick to create a C	Create Clock co	onstraint					
Set Clock Latency (0)									
Set Clock Uncertainty (0)									
Set Clock Groups (0)									
Set Clock Sense (0)									
Set Input Jitter (0) Set System Jitter (0)									
Set External Delay (0)									
v Inputs (0)									
<pre></pre>	<							>	
All Constraints									
	100								
Position Command							Scoped Cell		
bft_full_kintex7.xdc (C:/Data/vivado_Tutorial/Sources/bft_full_kintex7.xdc)									
1 create_clock -period 10.000 -name wbClk [get_ports wbClk]									
2 create_clock -period 5.000 - name bftClk [get_ports bftClk]									
			Apply	Cancel					

A tree view of the different types of constraints displays on the left side of the Timing Constraints window. This is a menu of timing constraints that can be quickly defined.

Notice the two clock constraints, wbClk and bftClk, displayed in the Timing Constraint spreadsheet on the right side of the Timing Constraints window. The values of currently defined constraints can be modified by directly editing them in the spreadsheet.

2. In the left hand tree view of the Timing Constraints window, double-click **Create Clock** under the Clocks category.

Note: Expand the Clocks category if needed by clicking the +.

The Create Clock wizard opens, as shown in the following figure, to help you define clock constraints. Notice the Tcl Command line on the bottom displays the XDC command that will be executed.

Do not create or modify any timing constraints at this time.

AMD**A** XILINX

Create Clock		×
	object. The created clock is applied to the specified source objects. If you do not bjects, but give a clock name, a virtual clock is created.	4
Clock <u>n</u> ame: S <u>o</u> urce objects Waveform		
	10 🌲 ns	
<u>P</u> eriod:	10 🗘 ns	
<u>R</u> ise at:	0 🌲 ns	
<u>F</u> all at:	5 🌲 ns	
Add this clo	ock to the existing clock (no overwriting)	
Command: c	reate_clock -period 10.000 -waveform {0.000 5.000}	
? R <u>e</u>	ference Reset to Defaults OK Cano	el

- 3. Click Cancel.
- 4. Close the Timing Constraints window by clicking the **X** in the window tab.

The Vivado Design Suite offers a variety of features for design analysis and constraint assignment. Other tutorials cover these features in detail, and they are only mentioned here. Feel free to examine some of the features under the Tools menu.

I/O Planning

Vivado has a comprehensive set of capabilities for performing and validating I/O pin assignments. These are covered in greater detail in the I/O Planning Tutorial.

- 1. Open the I/O Planning view layout by selecting **I/O Planning** from the Layout Selector pull down, as shown in the following figure.
- 2. Make the Package window the active view if it is not active.

Note: If the Package window is not open, you can open it using the **Windows** \rightarrow **Package** command from the main menu.

AMD**Z** XILINX

Q X Mitamal VREF 0.6V 0.6V <tr< th=""><th></th></tr<>	
Q X Internal VREF 1 2 3 0.6V 0.675v 0.75v 0.9v 0.9v V DBank 13 m VO Bank 13 m VO Bank 13 m VO Bank 14 m VO Bank 15 Propertiles Propertiles Select an object to see propertiles Select an object to see propertiles	
 ✓ Internal VREF 1 2 3 4 5 6 7 8 9 10 <li10< li=""> 10 <li10< li=""> <li10< li=""> <li< th=""><th></th></li<></li10<></li10<></li10<>	
0.6V 0.675V 0.75V 0.9V 0.9V <td></td>	
Body Doro Doro Doro Doro Doro I/O banks 13 W/ Bank 14 W/ Bank 15 Doro I/O banks on voltages or the "NONE" folder to set/unset Properties X Clock Regions Y an object to see properties AB	
Body Dorsy D.9V NONE (6) Im 10 Bank 13 Im 10 Bank 14 Im 10 Bank 15 Corp 10 banks on voltages or the "NONE" folder to set/unset Internal VREF. Properties X Clock Regions ? - Im Select an object to see properties	
■ 0.75V ■ 0.9V > NONE (5) ■ 1/0 Bank 13 ■ 1/0 Bank 14 ■ 1/0 Bank 14 ■ 0.9V Select an object to see properties	
0.99 Image: None (c) Image: None (c) <	
am I/O Bank 13 am I/O Bank 14 am I/O Bank 15 rop I/O banks on voltages or the "NONE" folder to set/unset rop I/O banks on voltages or the "NONE" folder to set/unset roperties x Clock Regions R T v Select an object to see properties	
I/D Bank 14 mm. I/D Bank 15 rrop I/D banks on voltages or the "NONE" folder to set/unset rep I/D banks on voltages or the "NONE" folder to set/unset rep I/D banks on voltages or the "NONE" folder to set/unset setect an object to see properties Select an object to see properties	
J J mn. I/O. Banks 15. trop I/O banks on voltages or the "NONE" folder to set/unset Itema I VREF. roperties X Clock Regions ?	
rop I/D banks on voltages or the "NONE" folder to setunset termal VREF. roperties × Clock Regions ?	
roperties × Clock Regions ? _ I I I Select an object to see properties	
) _ D
arme Direction Neg Diff Pair Package Pin Fixed Bank I/O Std Vcco Vref Drive Strength Slew Type Pull Type Off-Chip Terminativ	
All ports (71)	1 IN_
> 🗞 wbinputData (32) IN 📝 14 LVCMOS18 👻 1.80 NONE V NONE	1 IN_
> 🝓 wb0utputData (32) 0UT	• IN_
> 🐼 Scalar ports (7)	

3. In the Package window, double-click to select a placed I/O Port, shown as an orange block inside a package pin.



- 4. Drag the selected I/O Port onto another pin site in the same I/O bank.
- 5. Examine the I/O Ports window, look at the port name and package pin site columns.
- 6. Examine the data displayed in the I/O Port Properties window. Click each of the tabs at the bottom of the window.
- 7. Remember the port name and site of the port you moved.



If necessary, write them down. You will look for the LOC constraint of the placed port in the XDC file after implementation.

Step 6: Exporting the Modified Constraints

Modified constraints can be output for later use. You can also save design checkpoints that include the latest changes. You will explore design checkpoints later in this tutorial.

IMPORTANT! The Vivado Design Suite does not support NCF/UCF constraints. You should migrate existing UCF constraints to XDC format. Refer to the ISE to Vivado Design Suite Migration Guide (UG911) for more information.

1. Use the **File** → **Export** → **Export** Constraints command to output a modified XDC constraints file with the new I/O LOC constraint value.

The Export Constraints dialog box opens to let you specify a file name to create, as shown in the following figure.

Export Constraints		×
Please specify file nar	me to export XDC constraints.	4
Output file name:	C:/Data/constrs_1.xdc	8
?	ОК	Cancel

- 2. Enter a name and location for the file and click OK.
- 3. Use the **File** → **Text Editor** → **Open File** command to open the constraints file in the Text Editor.
- 4. Browse to select the newly exported constraints file and click OK.
- 5. Notice the file reflects the I/O Port placement change you made earlier.

TIP: You can open any ASCII file in the Text Editor. This is helpful for editing Tcl scripts and constraints files, and viewing reports. The Text Editor is context sensitive, and highlights keywords and comments when displaying file types such as Verilog, VHDL, XDC, and Tcl.

6. Select the Tcl Console tab at the bottom of the IDE, and enter the stop_gui command.

The Vivado IDE closes, and you are returned to the Tcl prompt in the Tcl shell.

```
AMD
XILINX
```

Step 7: Implementing the Design

- 1. Open the create_bft_kintex7_batch.tcl script, or bring the script window to the front.
- 2. Individually copy and paste the Tcl commands in the script, in order from <code>opt_design</code> to write_bitstream:

```
opt_design
place_design
phys_opt_design
write_checkpoint -force $outputDir/post_place
report_timing_summary -file $outputDir/post_place_timing_summary.rpt
route_design
write_checkpoint -force $outputDir/post_route
report_timing_summary -file $outputDir/post_route_timing_summary.rpt
report_timing -sort_by group -max_paths 100 -path_type summary -file \
$outputDir/post_route_timing.rpt
report_clock_utilization -file $outputDir/clock_util.rpt
report_utilization -file $outputDir/post_route_util.rpt
report_power -file $outputDir/post_route_power.rpt
report_drc -file $outputDir/post_imp_drc.rpt
write_verilog -force $outputDir/bft_impl_netlist.v
write_xdc -no_fixed_only -force $outputDir/bft_impl.xdc
write_bitstream -force $outputDir/bft.bit
```

- 3. Examine each command and notice the various messages produced as the commands are run.
- 4. Close the text editor displaying the create_bft_kintex7_batch.tcl script.
- 5. Examine the files created in the output directory.

<Extract_Dir>/Vivado_Tutorial/Tutorial_Created_Data/bft_output

- 6. Use a text editor to open the various report (*.rpt) files that were created.
- 7. Open the bft_impl.xdc file.
- 8. Validate that the design has been implemented with the I/O Port constraint that you modified earlier.

Step 8: Opening a Design Checkpoint

The Vivado IDE can open any saved design checkpoint. This snapshot of the design can be opened in the Vivado IDE or Tcl shell for synthesis, implementation, and analysis.

1. Open the Vivado IDE again: start_gui

This loads the active design in-memory into the IDE.





You will now load the implemented design checkpoint, closing the current in-memory design.

- 2. Open the implemented checkpoint.
- 3. Use File → Checkpoint → Open and browse to select the checkpoint file: <Extract_Dir>/ Vivado_Tutorial/Tutorial_Created_Data/bft_output/ post_route.dcp
- 4. If prompted, select **Yes** and click **Close Without Saving** to close the current in-memory design.

Now you can use the visualization and analysis capabilities of the IDE, working from a placed and routed design checkpoint.

Step 9: Analyzing Implementation Results

Vivado has an extensive set of features to examine the design and device data from a number of perspectives. You can generate standard reports for power, timing, utilization, clocks, etc. With the Tcl API, the custom reporting capabilities in the Vivado tools are extensive.

- 1. Click the Device window tab to bring it front to the screen.
- 2. Run the report_timing_summary command to analyze timing data.

Reports \rightarrow Timing \rightarrow Report Timing Summary

- 3. In the Report Timing Summary dialog, click **OK** to accept the default run options.
- 4. Examine the information available in the Timing Summary window. Select the various categories from the tree on the left side of the Timing Summary window and examine the data displayed.
- 5. Now run the report_timing command to perform timing analysis.

Reports \rightarrow Timing \rightarrow Report Timing

- 6. In the Report Timing dialog, click **OK** to accept the default run options.
- 7. Collapse the bftClk tree in the Timing Checks Setup window.
- 8. Select the first path listed under the wbClk in the Setup area.
- 9. Maximize or float the Path Properties window to look at the path details. Check to ensure that the Device view tab is selected and displayed.

	th Properties				? _ 🗆 ?	^	
4	Path 31				$\leftarrow \rightarrow $	•	
Ň	Summary						
Ц	Name	🤸 Path 3	1				
	Slack	<u>1.862ns</u>					
	Source	⋗ ingres	sLoop[3].i	ngressFifo/buffer_fifo/infer	_fifo.rd_addr_reg[6]/C (rising edge-triggered cell FDCE clocked by bftC	2lk	
	Destination	⋗ ingres	sLoop[3].i	ngressFifo/buffer_fifo/infer	_fifo.full_reg_reg/D (rising edge-triggered cell FDCE clocked by wbClk	: {	
	Path Group	wbClk					전 및 BP
	Path Type	Setup (Ma	ax at Slow	Process Corner)			
	Requirement	5.000ns	wbClk ris	e@10.000ns - bftClk rise@	5.000ns)		
	Data Path Delay	2.855ns	logic 0.56	5ns (19.789%) route 2.290	Ons (80.211%))		
	Logic Levels	3 (CARR	Y4=1 LUT	4=1 LUT6=1)			
	Clock Path Skew	-0.312ns					
	Clock Uncertainty	0.035ns					
	Clock Domain Crossing	Inter cloc	k paths ar	e considered valid unless e	explicitly excluded by timing constraints such as set_clock_groups or se	ət_	지원 🔍 특용 💷 전용 💷
Ň	Source Clock Path						
Ц	Delay Type	Incr (ns)	Path	Location	Netlist Resource(s)		
	(clock bftClk rise edge)	(r) 5.000	5.000				
		(r) 0.000	5.000	Site: W17	D bftClk		
	net (fo=0)	0.000	5.000		✓ bftClk		
				Site: W17	bftClk_IBUF_inst/l		
	IBUF (Prop_ibuf_1_O)	(r) 0.749	5.749	Site: W17	bftClk_IBUF_inst/0		
	net (fo=1, routed)	1.901	7.650		↗ bftClk_IBUF		
				Site: BUFGCTRL_X0Y0	bftClk_IBUF_BUFG_inst/l		
	BUFG (Prop bufg 1 O)	(r) 0.093	7.743	Site: BUFGCTRL_X0Y0	bftClk_IBUF_BUFG_inst/0		
	net (fo=746, routed)	1.201	8.944		↗ ingressLoop[3].ingressFifo/buffer_fifo/clk		
	FDCE			Site: SLICE_X43Y73	ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/C		

- 10. Restore the Path Properties window by clicking the **Restore** button, or the **Dock** button, in the window banner.
- 11. In the Timing Report Timing window, right-click to open the popup menu and select the **Schematic** command to open a Schematic window for the selected path.


Note: Alternatively, you can press the **F4** function key to open the Schematic window.

- 12. Double-click on a schematic object, such as on a cell, pin, or wire, to expand the schematic connections and traverse the design hierarchy.
- 13. Close the Schematic window, or click the Device window tab to bring it to the front.
- 14. In the Device window, check to ensure that the **Routing Resources** button $\overrightarrow{}$ is enabled to display the detailed device routing. In some cases, you may need to select the path again.

Notice the Device window displays and highlights the routing for the selected path.

amda Xilinx

AMD7 XILINX



- 15. Select the **Auto-fit Selection** button \bigcirc in the Device window toolbar menu to enable the Vivado IDE to automatically zoom into selected objects.
- 16. Select some additional paths from the Timing results window.
- 17. Examine the routing for the selected paths in the Device window.
- 18. Expand the Reports main menu and examine the available analysis features.
- 19. Run some of the available analysis commands: Report Power, Report Clock Interaction, Report Clock Networks, Report Utilization, etc.

Many of these Design Analysis features are covered in other Vivado tutorials.

Step 10: Exiting the Vivado Tool

The Vivado tool writes a log file, called <code>vivado.log</code>, and a journal file called <code>vivado.jou</code> into the directory from which Vivado was launched. The log file is a record of the Tcl commands run during the design session, and the messages returned by the tool as a result of those commands. The journal is a record of the Tcl commands run during the session that can be used as a starting point to create new Tcl scripts.



1. Select the Tcl Console window tab and type the following:

stop_gui

2. To exit Vivado, enter the following:

Vivado% exit

- 3. Close the Tcl shell window on Windows.
- 4. Examine the Vivado log (vivado.log) file.

On Windows, it might be easier to use the file browser to locate and open the log file. The location of the Vivado log and journal file will be the directory from which the Vivado tool was launched, or can be separately configured in the Windows desktop icon. You will configure this in Lab #2.

In this case, look for the log file at the following location:

<Extract_Dir>/Vivado_Tutorial/vivado.log

Note: The vivado.log and vivado.jou can also be written to %APPDATA%\Xilinx\Vivado, or to your /home directory.

Note: Notice the log file contains the history and results of all Tcl commands executed during the Vivado session.

5. Examine the Vivado journal (vivado.jou) file.

On Windows, it might be easier to use the file browser. Look for the journal file at the following location:

<Extract_Dir>/Vivado_Tutorial/vivado.jou

Notice the journal file contains only the Tcl commands executed during the Vivado session, without the added details recorded in the log file. The journal file is often helpful when creating Tcl scripts from prior design sessions, as you will see in the next lab.

Lab 2

Using the Project Design Flow

In this lab, you will learn about the Project mode features for project creation, source file management, design analysis, constraint definition, and synthesis and implementation run management.

You will walk through the entire FPGA design flow using an example design, starting in the Vivado[®] IDE. Then you will examine some of the major features in the IDE. Most of these features are covered in detail in other tutorials. Finally, you will create a batch run script to implement the design project and see how easy it is to switch between running Tcl scripts and working in the Vivado IDE.

Step 1: Creating a Project

Launch Vivado

- 1. To launch Vivado, do the following: On Linux:
 - 1. Change to the directory where the lab materials are stored.

```
cd <Extract_Dir>/Vivado_Tutorial
```

2. Launch the Vivado IDE.

vivado

- On Windows:
 - 1. Before clicking the desktop icon to launch the Vivado tool, configure the icon to indicate where to write the vivado.log and vivado.jou files.
 - 2. Right-click the **Vivado <version>** Desktop icon and select **Properties** from the popup menu.
 - 3. Under the Shortcut tab, set the Start in value to the extracted Vivado Tutorial directory, as shown in the following figure:

```
<Extract_Dir>/Vivado_Tutorial/
```

4. Click **OK** to close the Properties dialog box.



AMD**Z** XILINX

👍 Vivado Proper	ties 💽
Security	Details Previous Versions
General	Shortcut Compatibility
Viv	ado
Target type:	Application
Target location:	win64.o
Target:	.vvgl.exe C:\Xilinx\Vivado\201x.x\bin\vivado.bat
Start in:	C:/Data/Vivado_Tutorial
Shortcut key:	None
Run:	Normal window
Comment:	
Open File Lo	cation Change Icon Advanced
	OK Cancel Apply

5. Double-click the Vivado <version> Desktop icon to start the Vivado IDE.

Create a New Project

- 1. After Vivado opens, select Create Project on the Getting Started page.
- 2. Click Next in the New Project wizard.
- 3. Specify the Project Name and Location:
 - Project name: project_bft
 - **Project Location:** <Extract_Dir>/Vivado_Tutorial/Tutorial_Created_Data
- 4. Click Next.

New Project		×
Project Name Enter a name for yo	ur project and specify a directory where the project data files will be stored.	4
<u>P</u> roject name:	project_bft	
Project location:	C:/Data/Vivado_Tutorial/Tutorial_Created_Data	
🗹 Create projec	t subdirectory	
Project will be cre	eated at: C:/Data/Vivado_Tutorial/Tutorial_Created_Data/project_bft	
?	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish	Cancel

- 5. Select **RTL Project** as the Project Type and click **Next**.
- 6. Click the **+** button and select **Add Files**.
 - a. Browse to <Extract_Dir>/Vivado_Tutorial/Sources/hdl/
 - b. Press and hold the Ctrl key, and click to select the following files: async_fifo.v, bft.vhdl, FifoBuffer.v, and bft_tb.v.
 - c. Click **OK** to close the File Browser.
- 7. Click the **+** button and select **Add Directories**.
 - a. Select the <Extract_Dir>/Vivado_Tutorial/Sources/hdl/bftLib directory.
 - b. Click Select.

amda Xilinx

8. Click the HDL Sources For column for the <code>bft_tb.v</code> file and change Synthesis and Simulation to Simulation only, as shown in the following figure.

XILINX	

New Pro	w Project X						
	HDL, net	tlist, Block Desi		or directories containing the . You can also add and cre		iles, to add to your project. Create a sources later.	4
+,		↑ ↓ .					
	Index	Name	Library	HDL Source For		Location	
ve	1	FifoBuffer.v	xil_defaultlib 🗸	Synthesis & Simulation	Ŧ	C:/Data/Vivado_Tutorial/Sources/hdl	
ve	2	async_fifo.v	xil_defaultlib 🗸	Synthesis & Simulation	Ŧ	C:/Data/Vivado_Tutorial/Sources/hdl	
Wh	3	bft.vhdl	xil_defaultlib 🗸	Synthesis & Simulation	Ŧ	C:/Data/Vivado_Tutorial/Sources/hdl	
Ve	4	bft_tb.v	xil_defaultlib 🗸	Simulation only	*	C:/Data/Vivado_Tutorial/Sources/hdl	
6	5	bftLib	bftLib 🗸 🗸	Synthesis & Simulation	Ŧ	C:/Data/Vivado_Tutorial/Sources/hdl	
✓ Co ✓ Ad	Add Files Add Directories Create File Scan and add RTL include files into project Copy sources into project Add sources from subdirectories Simulator language: Verilog ♥						
?				< <u>B</u> ack		Next > Einish Ca	ncel

- 9. Click in the **Library** column for the bftLib, and manually edit the value to change it from xil_defaultlib (or work) to **bftLib**, as shown in the following figure.
- 10. Enable the check boxes for Copy sources into project, and Add sources from subdirectories.
- 11. Set the Target Language to **Verilog** to define the language of the netlist generated by Vivado synthesis.
- 12. Set the Simulator Language to Verilog to define the language required by the logic simulator.
- 13. Click Next.
- 14. On the Add Constraints Page, click Add Files.
- 15. Browse to and select <Extract_Dir>/Vivado_Tutorial/Sources/ bft_full_kintex7.xdc.
- 16. Click **OK** to close the File Browser.
- 17. Enable the check box for Copy constraints files into project.

Add Constraints (op Specify or create constra	int files for physical and timing cons	traints.	
+, - +	F		
Constraint File	Location		
bft_full_kintex7.xdc	C:\Data\Vivado_Tutorial\Sources		
	Add Files	Create File	

18. Click **Next** to move to the Default Part page.

XILINX

- 19. On the Default Part page, click the **Family** filter and select the **Kintex-7** family.
- 20. Scroll to the top of the list and select the **xc7k70tfbg484-2** part, and click **Next**.


lew Project								
Default Part Choose a default Xilinx pa	nt or board for your	project. This ca	an be changed	later.				
Select: Parts	📕 Boards							
Product category:	All		~	Spee <u>d</u> grade:	All Rem	naining		~
<u>F</u> amily:	Kintex-7		~	<u>T</u> emp grade:	All Rem	naining		~
Package:	All Remaining		~					
			Res	et All Filters				
Search: Q-		•	~					
Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs	Gb Transceiver:
@ xc7k70tfbg484-3	484	285	41000	82000	135	0	240	4
xc7k70tfbg484-2	484	285	41000	82000	135	0	240	4
xc7k70tfbg484-2L	484	285	41000	82000	135	0	240	4
xc7k70tfbg484-1	484	285	41000	82000	135	0	240	4
xc7k70tfbg676-3	676	300	41000	82000	135	0	240	8
xc7k70tfbq676-2	676	300	41000	82000	135	0	240	8

21. Click **Finish** to close the New Project Summary page, and create the project.

The Vivado IDE opens ${\tt project_bft}$ in the default layout.

AMDI

AMD**Z** XILINX



Step 2: Using the Sources Window and Text Editor

The Vivado tool lets you add different design sources including Verilog, VHDL, EDIF, NGC format cores, SDC, XDC, DCP design checkpoints, Tcl constraints files, and simulation test benches. These files can be sorted in a variety of ways using the tabs at the bottom of the Sources window (Hierarchy, Libraries, or Compile Order).

IMPORTANT! NGC format files are not supported in the Vivado Design Suite for UltraScale[™] devices. It is recommended that you regenerate the IP using the Vivado Design Suite IP customization tools with native output products. Alternatively, you can use the NGC2EDIF command to migrate the NGC file to EDIF format for importing. However, Xilinx recommends using native Vivado IP rather than XST-generated NGC format files going forward.



The Vivado IDE includes a context sensitive text editor to create and develop RTL sources, constraints files, and Tcl scripts. You can also configure the Vivado IDE to use third party text editors. Refer to the Vivado Design Suite User Guide: Using the Vivado IDE (UG893) for information on configuring the Vivado tool.

Explore the Sources Window and Project Summary

- 1. Examine the information in the Project Summary. More detailed information is presented as the design progresses through the design flow.
- 2. Examine the Sources window and expand the **Design Sources**, **Constraints** and **Simulation Sources** folders.



The Design Sources folder helps keep track of VHDL and Verilog source files and libraries. Notice the Hierarchy tab displays by default.

3. Select the **Libraries** tab and the **Compile Order** tabs in the Sources window and notice the different ways that sources are listed.

The Libraries tab groups source files by file type. The Compile Order tab shows the file order used for synthesis.

- 4. Expand the various folders to view the design source information.
- 5. Select the **Hierarchy** tab.

Explore the Text Editor

- 1. Select one of the VHDL sources in the Sources window.
- 2. Right-click to review the commands available in the popup menu.
- 3. Select **Open File**, and use the scroll bar to browse the file contents in the Text Editor.

You can also double-click source files in the Sources window to open them in the Text Editor.

AMDZI XILINX



Notice that the Text Editor displays the RTL code with context sensitive coloring of keywords and comments. The Fonts and Colors used to display reserved words can be configured using the **Tools** \rightarrow **Settings** command. Refer to *Vivado Design Suite User Guide: Using the Vivado IDE* (UG893) for more information.

4. With the cursor in the Text Editor, right-click and select **Find in Files**. Note the Replace in Files command as well.

Find in Files	×
Find text in multiple files.	4
Eind what:	
cik	* ▶
Options	
Match case	
Match whole word	
<u>U</u> se:	
Regular Expressions <u>W</u> ildcards	
Scope	
✓ Enabled design sources (9)	
\checkmark Enabled constraints (1)	
En <u>a</u> bled simulation sources (1)	
✓ Open in a new tab	
<u>F</u> ind	Close

The Find in Files dialog box opens with various search options.

5. Enter clk in the Find what: field, and click **Find**.



The Find in Files window displays in the messaging area at the bottom of the Vivado IDE.

cl Console Messages Log Reports Design Runs Find in Files ×	? _ 🗆 🖸
Found usages (125 usages)	:
> 🔞 C:/Data/Vivado_Tutorial/Tutorial_Created_Data/project_bft/project_bft.srcs/sources_1/imports/hdl/FifoBuffer.v (8 usages)	
> 🔞 C:/Data/Vivado_Tutorial/Tutorial_Created_Data/project_bft/project_bft.srcs/sources_1/imports/hdl/async_fifo.v (28 usages)	
> 🕢 C:/Data/Vivado_Tutorial/Tutorial_Created_Data/project_bfl/project_bfl.srcs/sources_1/imports/hdl/bffLib/core_transform.vhdl (5 usages)	
> 🔞 C:/Data/Vivado_Tutorial/Tutorial_Created_Data/project_bfl/project_bfl.srcs/sources_1/imports/hdl/bftLib/round_1.vhdl (3 usages)	
> 🔞 C:/Data/Nivado_Tutorial/Tutorial_Created_Data/project_bft/project_bft.srcs/sources_1/imports/hdl/bftLib/round_2.vhdl (17 usages)	
> 🔞 C:/Data/Nivado_Tutorial/Tutorial_Created_Data/project_bfl/project_bfl.srcs/sources_1/imports/hdl/bffLib/round_3.vhdl (5 usages)	

6. In the Find in Files window, expand one of the displayed files, and select an occurrence of clk in the file.

Notice that the Text Editor opens the selected file and displays the selected occurrence of clk in the file.

- 7. Close the Find in Files Occurrences window.
- 8. Close the open Text Editor windows.

The next few steps highlight some of the design configuration and analysis features available prior to running synthesis.

Step 3: Elaborating the RTL Design

The Vivado IDE includes an RTL analysis and IP customizing environment. There are also several RTL Design Rule Checks (DRCs) to examine ways to improve performance or power on the RTL design.

1. Select **Open Elaborated Design** in the Flow Navigator to elaborate the design.

TIP: A dialog box appears informing you that your current settings will slow down netlist elaboration. You can click **OK** to continue or **Cancel** to return to your project and edit your Elaboration Settings, available in the Flow Navigator.

Elabo	rate Design		>	×
0	The current Elaboration settings allow you to perform I/O work with the elaborated netlist, but these settings slow d If you are not performing I/O pin planning you can change Elaboration page of the Project Settings dialog box.	own netlist elab	oration.	
	on't show this dialog again			
?		ОК	Cancel	

2. Ensure that the Layout Selector pull down menu in the main Toolbar has Default Layout selected.



The Elaborated Design enables various analysis views including an RTL Netlist, Schematic, and Graphical Hierarchy. The views have a cross-select feature, which helps you to debug and optimize the RTL.

3. Explore the logic hierarchy in the RTL Netlist window and examine the Schematic.

You can traverse the schematic by double-clicking on cells to push into the hierarchy, or by using commands like the **Expand Cone** or **Expand/Collapse** from the Schematic popup menu. Refer to the *Vivado Design Suite User Guide: Using the Vivado IDE* (UG893) for more information on using the Schematic window.

4. Select any logic instance in the Schematic and right-click to select the **Go to Source** or **Go to Definition** commands.

The Text Editor opens the RTL source file for the selected cell with the logic instance highlighted. In the case of the **Go to Definition** command, the RTL source file containing the module definition is opened. With **Go to Source**, the RTL source containing the instance of the selected cell is opened.

- 5. Click the Messages window at the bottom of the Vivado IDE, and examine the messages.
- 6. Click the Collapse All button in the Messages toolbar.
- 7. Expand the Elaborated Design and the synth_design -rtl -name rtl_1 messages.



Notice there are links in the messages to open the RTL source files associated with a message.

- 8. Click one of the links and the Text Editor opens the RTL source file with the relevant line highlighted.
- 9. Close the Text Editor windows.
- 10. Close the Elaborated Design by clicking on the **X** on the right side of the Elaborated Design window banner, and click **OK** to confirm.

Step 4: Using the IP Catalog

The Xilinx IP catalog provides access to the Vivado IP configuration and generation features. You can sort and search the Catalog in a variety of ways. IP can be customized, generated, and instantiated.

- 1. Click the IP Catalog button in the Flow Navigator, under Project Manager.
- 2. Browse the IP catalog to examine the various categories and IP filtering capabilities.
- 3. Click the Group by taxonomy and repository icon and notice the selection to **Group by taxonomy and Group by repository**.
- 4. Expand the Basic Elements folder.
- 5. Double-click DSP48 Macro.

The Customize IP dialog is opened directly within Vivado Design Suite, which allows you to perform native customization and configuration of IP within the tool. To learn more about IP configuration and implementation, see the Vivado Design Suite User Guide: Designing with IP (UG896) and the Vivado Design Suite Tutorial: Designing with IP (UG939).

- 6. Click **Cancel** to close the Customize IP dialog without adding the IP to the current design.
- 7. Close the IP Catalog tab by clicking on the X on the window tab.

Step 5: Running Behavioral Simulation

The Vivado IDE integrates the Vivado Simulator, which enables you to add and manage simulation sources in the project. You can configure simulation options, and create and manage simulation source sets. You can run behavioral simulation on RTL sources, prior to synthesis.

1. In the Flow Navigator, under Project Manager, click the **Settings** command.

The Settings dialog box opens with Project Settings at the top, and Tool Settings below that.

AMD**Z** XILINX

2 .	Simulation				λ.	
Project Settings	Specify various settings assoc	iated to Simulat	ion			
General Simulation	Target simulator:	Vivado Simula	tor			~
Elaboration	rarget simulator.	vivauo simula	101			
Synthesis	Simulator language:	Verilog				~
Implementation	Simulation set:	👼 sim_1				~
Bitstream	Cimulatian tan madula namar	LA 15				
IP	Simulation top module name:	bft_tb				
Tool Settings	 Clean up simulation files 					
Project						
IP Defaults	Compilation Elaboration	Simulation	Netlist	Advanced		
Source File						^
Display	Verilog options:					
WebTalk	Generics/Parameters optio	ons:				
Help						
Text Editor	xsim.compile.tcl.pre					
3rd Party Simulators Colors	xsim.compile.xvhdl.nosor				\checkmark	
Selection Rules	xsim.compile.xvlog.nosor	t			\checkmark	
Shortcuts	xsim.compile.xvloq.relax				\checkmark	~
Strategies	Select an option above to see	a description o	fit			
Window Behavior						

- 2. Examine the settings available on the Simulation page, then click **Cancel** to close the dialog box.
- 3. Click the **Run Simulation** command in the Flow Navigator, then click the **Run Behavioral Simulation** in the sub-menu.
- 4. Examine and explore the Simulation environment. Simulation is covered in detail in the Vivado Design Suite User Guide: Logic Simulation (UG900) and the Vivado Design Suite Tutorial: Logic Simulation (UG937).
- 5. Close the simulation by clicking the X icon on the Behavioral Simulation view banner.
- 6. Click **OK** to close the Simulation window and click **No** if prompted to save changes.

Step 6: Reviewing Design Run Settings

One of the main differences between the Non-Project mode you used in Lab #1 and the Project mode, which you are now using, is the support of design runs for synthesis and implementation. Non-Project mode does not support design runs.



Design runs are a way of configuring and storing the many options available in the different steps of the synthesis and implementation process. You can configure these options and save the configurations as strategies to be used in future runs. You can also define Tcl.pre and Tcl.post scripts to run before and after each step of the process, to generate reports before and after the design progresses.

Before launching the synthesis and implementation runs you will review the settings and strategies for these runs.

1. In the Flow Navigator, under Project Manager, click the Settings command.

The Settings dialog box opens.

a.	Synthesis			15	Ň
Project Settings	Specify various settings as	sociate	d to Synthesis		-
General Simulation					0.00
Elaboration	Constraints				
Synthesis	Constraints 🕞 const	rs 1 (ac	tive)	~	
Implementation					
Bitstream	Report Settings				
> IP	Strategy: 🌆 Vivado	Synthesi	s Default Reports (Vivado	Synthesis v	•
Tool Settings	Settings				
Project					~
IP Defaults	Incremental synthesis: Automat		atically selected checkpo	int ····	1
> Vivado Store				wa. v 🖬	
Source File	Strategy:	Ja Vivs	ado Synthesis Defaults (V	wa 🗸 📕	
Display Help	Description: Vivado Synthesis Defaults		Synthesis Defaults		
> Text Editor	~Synth Design (vivado)				
3rd Party Simulators	tcl.pre			•	
> Colors	tcl.post				
Selection Rules	-flatten_hierarchy		rebuilt	~	
Shortcuts	-gated_clock_conver	sion	off	~	
> Strategies	-bufg		12		
> Remote Hosts	-directive		Default	~	
> Window Behavior	-retiming		0		
	-no_retiming				
	-fsm_extraction		auto	~	
	-keep_equivalent_ree	gisters			
	Select an option above to	see a c	description of it		1
0	ОК		Cancel Apply	Resto	

2. Select the Synthesis page under Project Settings.

The Synthesis Settings provide you access to the many options available for configuring Vivado synthesis. For a complete description of these options, see the Vivado Design Suite User Guide: Synthesis (UG901).



3. After reviewing the various synthesis options, select the **Implementation** page on the left side of the Settings dialog box, as shown in the following figure.

The Settings change to reflect the Implementation settings. You can view the available options for implementation runs. For a complete description of these options, see the *Vivado Design Suite User Guide: Implementation* (UG904).

ą.	Implementation					
Project Settings General		Specify various settings associated to Implementation				
Simulation Elaboration	Constraints					
Synthesis	Constraints 🗁 constrs_1 🔅	active)	e			
Implementation	Report Settings					
Bitstream > IP	Strategy: 🔓 Vivado Implem					
Tool Settings	Settings					
Project IP Defaults > Vivado Store	incremental implementation:	Not set	î			
Source File	Strategy:	🔓 Vivado Implementation D 👻 💾	1			
Display Help	Description:	Default settings for Implementation.				
> Text Editor	> Design Initialization (init_design init_design)	sign)				
3rd Party Simulators	~Opt Design (opt_design)					
> Colors	is_enabled					
Selection Rules	tcl.pre					
Shortcuts	tcl.post					
> Strategies	-verbose					
> Remote Hosts	-directive	Default 🗸				
> Window Behavior	More Options					
	~Power Opt Design (power_o	pt_design)				
	is_enabled					
	tcl.pre		£			
	Select an option above to see a	a description of it	Ň			

4. Click **Cancel** to close the Settings dialog box.

You are now ready to launch Vivado synthesis and implementation.

Step 7: Synthesizing and Implementing the Design

After configuring the synthesis and implementation run options, you can:



- Use the Run Synthesis command to run only synthesis.
- Use the Run Implementation command, which will first run synthesis if it has not been run and then run implementation.
- Use the Generate Bitstream command, which will first run synthesis, then run implementation if they have not been run, and then write the bitstream for programming the Xilinx device.

Launci	Launch Runs 💿 😒						
Launch the selected synthesis or implementation runs.							
Launch <u>d</u> irectory: Set < Default Launch Directory>							
options	Options						
● Launch runs on local host: Number of jobs: 4 ~							
O Launch <u>r</u> uns on remote hosts	Configure <u>H</u> osts						
🔘 Launch run <u>s</u> on Cluster	sdfg	~ ¢					
Generate scripts only							
Don't show this dialog again	ОК	Cancel					

For this tutorial, run these steps one at a time.

- 1. In the Flow Navigator, click the **Run Synthesis** button.
- 2. Click **OK** to launch Synthesis with the default options and wait for the task to complete.

You will see the progress bar in the upper-right corner of the Vivado IDE, indicating the run is in progress. Vivado launches the synthesis engine in a background process to free up the tool for other actions. While the synthesis process is running in the background, you can continue browsing Vivado IDE windows, run reports, and further evaluate the design. You will see that the Log window displays the synthesis log at the bottom of the IDE. This is also available through the Reports window.

After synthesis has completed, the Synthesis Completed dialog box prompts you to choose the next step.

AMD**Z** XILINX

Synthesis Completed	×
Synthesis successfully completed.	
• Run Implementation	
Open Synthesized Design	
◯ <u>V</u> iew Reports	
Don't show this dialog again	
OK Cancel	

- 3. Select **Run Implementation**, and click **OK**.
- 4. Click **OK** to launch Implementation with the default options and wait for the task to complete.

The implementation process is launched, and placed into a background process after some initialization.

The next step in this tutorial shows you how to perform design analysis of the synthesized design while waiting for implementation to complete.

Step 8: Analyzing the Synthesized Design

Opening the synthesized design enables design analysis, timing constraint definition, I/O planning, floorplanning and debug core insertion. These features are covered in other tutorials, but you can take a quick look in this step.

1. While implementation is running, select **Open Synthesized Design** in the Flow Navigator and wait for the design to load.

The Vivado IDE opens the synthesized design, the implementation continues running in the background. At some point while you are exploring the synthesized design, implementation will complete, and the Implementation Completed dialog box prompts you to choose the next step.

AMD**Z** XILINX

Implementation Completed ×						
Implementation successfully completed.						
• Open Implem	Open Implemented Design					
O <u>G</u> enerate Bits	tream					
○ <u>V</u> iew Reports						
Don't show this dialog again						
?	ОК	Cancel				

2. Click **Cancel** to close the dialog without taking any action.

Note: This leaves the synthesized design open. You will open the implemented design after you are finished examining the features of the synthesized design.

- 3. Ensure that the Layout Selector pull-down menu in the main Toolbar has Default Layout selected.
- 4. Click the **Reports** tab at the bottom of Vivado IDE.

If the Reports window is not open, click **Windows** \rightarrow **Reports**.

- 5. Double-click synthesis_report to examine the report.
- 6. Double-click **Utilization Synth Design** to examine the report.
- 7. Close all reports when you have finished examining them.
- 8. Click the Messages tab at the bottom of the Vivado IDE.

If the Messages window is not open, click **Windows** \rightarrow **Messages**.

The Messages window provides message type filters in its banner that display or hide Error, Critical Warning, Warning, Info, and Status messages.

- 9. Click the **Collapse All** button \mathbf{X} to condense all of the Messages.
- 10. Expand the Synthesis messages.
- 11. Scroll through the Synthesis messages and notice the links to specific lines within source files. Click some of the links and notice the source file opens in the Text Editor with the appropriate line highlighted.



12. In the Flow Navigator, under Synthesized Design, select **Report Timing Summary**.

The Report Timing Summary dialog box opens. Examine the various fields and options of this command.

13. Click **OK** to run with default options.

The Timing Summary Results window opens.

General Information				
Timer Settings Occise Transp Sciencesy Clock Summary (2) Hernodology Summary (2) Check Transp (84) In Intra-Clock Paths Inter-Clock Paths Inter-Clock Paths User Sprindel Faths Clare Sprindel Faths	Setup Wordt Registre Slack (MHS) - 2,233 mic Total Registre Slack (MHS) - 0,000 mic Number of Faling Endports - 0 Total Rumber of Endports - 7500 Timing constraints are not met.	Hold Want hold Stack (WHS) 0277 Tetal Houd Stack (WHS) 2179 Number of Failing Endpoints 25 Tetal Number of Endpoints 2509	Total Pulse width tregative Black (TPWS) Number of Failing Endpoints	2150 m 0.000 m 0 1468



- 14. Examine the Timing Summary results showing timing estimates prior to implementation. Click on some of the reporting categories in the tree on the left side of the Timing Summary Results window.
- 15. Select Report Power in the Flow Navigator.

The Report Power dialog box opens. Examine the various fields and options of this command.

16. Click **OK** to run with default options.

The Power Results window opens. Examine the Power Results window showing power estimates prior to implementation. The report is dynamic, with tooltips providing details of the specific sections of the report when you move the mouse over the report, as shown in the following figure.

17. Click some of the reporting categories in the tree on the left side of the Power Results window to examine the different information presented.



18. Close the Timing Summary results, the Power Report window, and any open Text Editor windows.

Step 9: Analyzing the Implemented Design

The Vivado IDE is interactive, enabling editing of design constraints and netlists on the inmemory design. When you save the design, constraint changes are written back to the original source XDC files. Alternatively, you can save the changes to a new constraints file to preserve the original constraints. This flexibility supports exploration of alternate timing and physical constraints, including floorplanning, while keeping the original source files intact.

Open the Implemented Design

- 1. Select Open Implemented Design in the Flow Navigator.
- 2. If prompted, select Yes to close the synthesized design and Don't Save.

A dialog might indicate that there are methodology violations in the design. Select **OK** to acknowledge the violations.

You can see the Implemented Design displayed in the Device window.



Note: Upon opening the implemented design, you might receive a warning indicating methodology violations exist in the design. If this were an actual design, you should run <code>report_methodology</code> to view and correct any violation. For this tutorial, you will ignore these violations.

3. Click the Reports tab at the bottom of the Vivado IDE.

If the Reports window is not open, you can open it with **Windows** \rightarrow **Reports**. Select and examine some of the reports from Place Design and Route Design. Close each of the reports when you are done.

4. Select the Messages tab at the bottom of the IDE.

If the Messages window is not open, you can open it with $Windows \rightarrow Messages$.

- 5. Click the **Collapse All** button \mathbf{I} to condense all of the Messages.
- 6. Expand the Implementation folder.
- 7. View the messages from Design Initialization, Opt_Design, Place_Design, and Route_Design.

Analyze Routing

After the design has been placed and routed, you can generate a timing report to verify that all the timing constraints are met. You can select paths from the Timing Report window to examine the routed path in the Device window. If there are timing problems, you can revisit the RTL source files or design constraints to address any problems.

1. In the Device window, select the **Routing Resources** button **H** to display the device routing.

This lets you see the routed connection in the Device window. Though you will need to zoom closely into the device to see elements of the route, a zoomed-out view lets you see the route in its entirety.

- 2. Select the **Auto-fit Selection** button \bigcirc in the Device window toolbar menu to enable the Vivado IDE to automatically zoom into and center the selected objects.
- 3. On the left side pane of the Timing window, select Intra-Clock Paths \rightarrow wbClk \rightarrow HOLD
- 4. In the table view on the right side of the Timing Summary Report window, click any timing path to select it and highlight it in the Device window. Select various paths in the Timing Summary window and examine the path routing. The waveform button above the timing path allows you to enable or disable the clocking portion of the timing path.
- 5. On the left side pane of the Timing Summary Results window, select Intra-Clock Paths → wbClk → SETUP.
- 6. Click any path in the table view on the right side of the Timing Summary Results window to select it and highlight it in the Device window. Select various paths in the Timing Summary Results window and examine the path routing.

AMD7 XILINX

B M D B M		the by setting the setter.	3/Weeds, Toberial 7	starial, Created, Do	shapenpert, Maproject, M. Apr	1- Windo 2022.5		mentalises (0.0
	and the set of the	x + X						Cafaul Laund	
	3.0011.01							Cauching Fahara	
Non-Monligation 0.0.7.	MOLEMENTED DESIGN TUTUTOPIO	*1							
(wards that Securit	Sourcey Bellid v	P = 0.0	Project Summary	× Deulos ×	population a standard	9 V			70
- impletion	8.51 = 100(00100(00)000)		• - 0, 0	HX®	HAR.				
Rut Struketer	Infer (Rative, H, addr.)					A PLACE			
175 AM40705	E Her Mater et addit						100		
- Open Elidorated Design	Her, Haller, with the period and the period of the peri						1.20		
C Report Methodology	Inter (Matwaper, addr.)								
Report DAC	 Interfection of page 1 Interfection of page 1 			-	STATUS OF STREET, STRE		1000		
Report None	Inter Michael or address								
54 tohanatis	 Inter (Market, et addr) Inter (Market, et addr) 	ALCA_RINTER							
DATHERS .	 Infor (Fisches) of (addr) Infor (Fisches) of (addr) 						- 25.0/		
P. Rut Systems	etter Mater, or add y			and the second	and the second se				
- Open furtheroad Design	e			100			TX **		
Carlotrante Woord	Path Properties	〒二日Ⅱ米			Contraction of the local distance of the loc		11 / C		
Carlotranto Vicenti Balli Tereng Carlotrantis	Puth Properties	0	-		10.04		1		
	C Full II				17.044			atte ja	
Balk Terring Certaintents	 Fush IX Sector any Sector and Sector a							A120 J.	h
646 Terring Construction	V Park II V Seasonry Unione SciPark II Test Incol	• ĵ						4/14/2	
608 Terrig Cerubants • Ter up Orbug © Report Terrig Summary	Contractions	0						A110.	
848 Treng Celabarts 8 tet up Orbug 9 teper Trong Submary Report Clash Resorts Report Clash Resorts	Contractions	• ĵ	4						
648 Terring Canaditantis • Terring Calebrag Diagost Terring Submary Report Casil Networks	Contractions	•	4	helding free	eres eres			470	* = 01
Bill Thing Centrality Brackp Celog Bagert Thing Furmary Report Dark Kenartis Negart Celok Hernartia	Aran II Southary S	e e e							1.01
Big Trong Centrants Inc up Debug Incent Trong Lemansy Report Clash Remarks Report Clash Remarks Report Clash Remarks Report Remarks Report Remarks	L Part II C Summary L Part Coll Part Coll Co	0	0, 11 0 mm	Clock Paths - wh	CR - HAR				
648. Treng Cantavits • ter Up Orbug • ter up Orbug • teres up Orbug • Report Cantavitation • Report Instruction • Report Instruction • Report Instruction • Report Unitstance	Part II Contract Control II Description Control II Description Control II Description Control II Description Properties Regard	0	0, 11 0 mms		CR - HAR	N Transience, an regist	Tetal Deny 8.214	Luga Delay	No. of
645 Trans Cautavita 6 ta U-Colug Chapet Tung Lumany Apport Cautavita Hapert Cautavita Hapert Cautavita Hapert State Hapert State Haper	L Part II C Summary L Part Coll Part Coll Co	0 (a) (a) (a) (a) (b) (b) (b) (c) (c) (c) (c) (c) (c) (c) (c	0, 12 0 millio 6 77 (analis figs 6 200 0 6 147 0	Clock Paths - wh	Ch - maile From		0.349	Lage Delay 8.100 6.100	Aut (se) 0.0 0.3
645 Treng Cantavits • ter (-)-Oting • ter (-)-Oting • Segen Treng Summy Report Oscil Internation Report Particulation Report Particulation Report Statumen	L, Park 3) C Susmary Verse C S Park 10 Park 1001 2020 Park 1001 2020 Formal Physics Park 10 C Common Physics Park 10 C C C C C C C C C C C C C C C C C C C	0 0 0 0 	0, 12 0 million 6 77 (monto film 6 500 0 6 147 0 6 149 8	Clock Paths - wh	ck - make Argen regressioned:	revolution (h. de regiji)	0.399 6.349 8.757	Lege Delley 0.100 0.100 0.100	Net (Sec 0.0 0.2 0.7
Edit Trong Constraints E ter Up-Orbug Depart Trong Lummary Report Clash Networks Report Clash Networks Report Clash Retworks Report State Report Stat	A Part II Contractly Desire C. Part II		0, 12 0 millio 0, 12 0 millio 0,000 0 0,107 0 0,109 0 0,109 0	Clock Paths - wh	CR - Hald Frage regressional, Adv. reg(3),6 apreciate(3, Adv. reg(3)),6 apreciate(3, Adv. reg(3)),6 apreciate(3, Adv. reg(3)),6	Papersized). An regist epersized, subscript epersized, subscript epersized, an regist	0.556 0.349 0.557 0.555	Lage Delay 5,100 6,100 6,100 6,100	fail (be) 0.0 0.2 0.2 0.0
681 Tring Contants 0 Ter (p. Obc) 0 Report Torne Summary Report Clear Reports Report Clear Reports Report Clear Reports Report Clear Report Status Report Status R	Park 2 Control of the second	0 0 0 	0, 11 0 minu 0.000 0 0.107 0 0.109 0 0.100 0 0.100 0	Clock Paths - wh	CR. Head From representation and programs approximation and programs approximation and programs approximation and programs representation and programs representation and programs	0(100100000000000000000000000000000000	8.398 6.349 8.352 0.155 0.155	Legi Deley 8,100 6,100 6,100 6,100 6,100 6,100	Net Del 0.0 0.2 0.7 0.0 0.0 0.0
Edit Trong Contraction 1 to: (p)-Oblig 0 togot Trong Londwy August Clinit Terryton 0 togot Terryton 0 togot Terryton 1 togot Terry 1 t	A Park 3 Contractly Contractly Description & C. Park 31 Description & Regard 3 Description & Regar	Gale Gale	0 11 0 metry 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 0 0 0 0 100 0 0 0	Clock Paths - wh	Ck. maid from representation. 600 (reg(2))// representation. 600 (reg(2))// representation. 600 (reg(2))// representation. 600 (reg(2))// representation. 600 (reg(2))//	Papersise(). 49, reg.() epersise(). 3976((4)) epersis(). 3976((4)) epersis(). 49, reg.)(0 represis(). 49, reg.)(0 represis(). 49, reg.)(0	8.256 6.349 8.752 0.555 0.555 0.257	Legi Deliy 8,100 6,100 6,100 6,100 6,100 6,100	0.0 0.3 0.7 0.0 0.0 0.0
645 Trong Contracts 1 tor (-)-Orbig 1 top: (-)	Park 2 Control of the second	Gale Gale	0, 11 0 minu 0.000 0 0.107 0 0.109 0 0.100 0 0.100 0	Clock Paths - wh	CR. Head From representation and programs approximation and programs approximation and programs approximation and programs representation and programs representation and programs	0(100100000000000000000000000000000000	8.398 6.349 8.352 0.155 0.155	Legi Deley 8,100 6,100 6,100 6,100 6,100 6,100	Set Del 0.0 0.0 0.0 0.0 0.0

Step 10: Generating a Bitstream File

With IOSTANDARD constraints defined for all of the I/O ports, and the logic of the design placed with assigned LOCs, you can generate a bitstream. Before launching Write Bitstream, you will review the settings for this command.

1. In the Flow Navigator, under the Project Manager, select Settings.

The Settings dialog box opens.



AMD**Z** XILINX

ξ .	Bitstream	λ.
roject Settings	Specify various settings related to writing bitstream	P ••
General Simulation	Configure additional bitstream settings.	
Elaboration	∀Write Bitstream (write_bitstream)	
Synthesis Implementation	tcl.pre	
Bitstream	tcl.post	
IP	-raw_bitfile	
	-mask_file	
ool Settings	-no_binary_bitfile	
Project	-bin_file	
IP Defaults Source File	-readback_file	
Display	-logic_location_file	
WebTalk	-verbose	
Help	More Options	
Text Editor 3rd Party Simulators Colors Selection Rules		
Shortcuts Strategies Window Behavior	Select an option above to see a description of it	

2. Select the Bitstream page.

The Bitstream Settings provides you access to the options available for the write_bitstream command. For a complete description of these options and how to use them, see the Vivado Design Suite User Guide: Programming and Debugging (UG908).

- 3. Click Cancel to close the Settings dialog box.
- 4. In the Flow Navigator, under the Program and Debug section, click Generate Bitstream.
- 5. Click **OK** to launch with the default options and wait for the task to complete.
- 6. After the bitstream has been generated, click **OK** in the Bitstream Generation Completed dialog box to view the reports from the command.

Summary

This concludes the tutorial. After completing this tutorial, you should be able to do the following:

- Use Project mode and Non-Project mode.
- Create an RTL project in Vivado IDE.



- Configure and launch the Vivado synthesis, simulation, and implementation tools.
- Apply constraints to the synthesized design.
- Generate timing and power reports.
- Examine routing results in the Device editor.
- Generate a bitstream file.
- Switch between the Vivado Design Suite Tcl shell and the Vivado IDE.

AMD7 XILINX

Appendix A

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

Documentation Navigator and Design Hubs

Xilinx[®] Documentation Navigator (DocNav) provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

- From the Vivado[®] IDE, select Help → Documentation and Tutorials.
- On Windows, select Start → All Programs → Xilinx Design Tools → DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In DocNav, click the **Design Hubs View** tab.
- On the Xilinx website, see the Design Hubs page.

Note: For more information on DocNav, see the Documentation Navigator page on the Xilinx website.

References

These documents provide supplemental material useful with this guide:



AMD7 XILINX

- 1. Vivado Design Suite User Guide: Release Notes, Installation, and Licensing (UG973)
- 2. Vivado Design Suite User Guide: Design Flows Overview (UG892)
- 3. Vivado Design Suite Tcl Command Reference Guide (UG835)
- 4. ISE to Vivado Design Suite Migration Guide (UG911)
- 5. Vivado Design Suite User Guide: Using the Vivado IDE (UG893)
- 6. Vivado Design Suite User Guide: Designing with IP (UG896)
- 7. Vivado Design Suite Tutorial: Designing with IP (UG939)
- 8. Vivado Design Suite User Guide: Logic Simulation (UG900)
- 9. Vivado Design Suite Tutorial: Logic Simulation (UG937)
- 10. Vivado Design Suite User Guide: Synthesis (UG901)
- 11. Vivado Design Suite User Guide: Implementation (UG904)
- 12. Vivado Design Suite User Guide: Programming and Debugging (UG908)

Revision History

The following table shows the revision history for this document.

Section	Revision Summary			
11/09/2022 Version 2022.2				
Open the Implemented Design	Added a note to step 2.			
05/05/2022 Version 2022.1				
Create a New Project	Updated the section.			
Hardware and Software Requirements	Updated the section.			
Step 6: Reviewing Design Run Settings	Updated images.			
Step 7: Synthesizing and Implementing the Design	Updated an image.			
Step 8: Analyzing the Synthesized Design	Updated the section.			
Open the Implemented Design	Updated the section.			
Analyze Routing	Updated an image.			

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https:// www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

Copyright

© Copyright 2012-2022 Advanced Micro Devices, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.