## INTRODUCTION

This quick reference guide presents the following step-by-step flows for quickly closing timing, based on the recommendations in the *UltraFast Design Methodology Guide for FPGAs and SoCs* (UG949):

- Initial Design Checks: Review utilization, logic levels, and timing constraints before implementing the design.
- **Timing Baselining:** Review and address timing violations after each implementation step to help close timing after routing.
- **Timing Violation Resolution:** Identify the root cause of setup or hold violations, and resolve the timing violations.

#### QoR Assessment Report

You can use the quality of results (QoR) assessment report to quickly review your design. This report compares key design and constraints metrics against guideline limits. Metrics that do not comply with guidelines are marked as REVIEW. This report includes the following sections:

- Design characteristics
- Methodology checks
- Conservative logic-level assessments based on a target Fmax
   In the Vivado<sup>®</sup> tools, you can run this report as follows:
   report qor assessment

See **QoR Assessment Report Overview** (page 10) and the *Vivado Design* Suite User Guide: Design Analysis and Closure Techniques (UG906).

#### QoR Suggestions Report


In the Vivado tools, report\_qor\_suggestions is called during the implementation phase. This report analyzes the design, offers suggestions, and automatically applies the suggestions in some cases.

#### Reports in the Vitis Environment

In the Vitis<sup>TM</sup> environment, <code>report\_qor\_assessment</code> is called during the compilation flow when using <code>v++ -R 1 or v++ -R 2</code>

## **INITIAL DESIGN CHECKS FLOW**

Open the synthesized design checkpoint (DCP) or the  ${\tt post-opt\_design}$  DCP (if available)



X21574-051322

**TIP**: To automatically address most timing closure challenges during implementation, you can use an Intelligent Design Run (IDR), which is a special type of implementation run that leverages report\_qor\_suggestions, ML-based strategy predictions, and incremental compile. See **UG949: Using Intelligent Design Runs**.

# INITIAL DESIGN CHECKS DETAILS

Although implementing a design on a Xilinx<sup>®</sup> device is a fairly automated task, achieving higher performance and resolving compilation issues due to timing or routing violations can be a complex and time-consuming activity. It can be difficult to identify the reason for a failure based on simple log messages or post-implementation timing reports generated by the tools. Therefore, it is essential to adopt a step-by-step design development and compilation methodology, including the review of intermediate results to ensure the design can proceed to the next implementation step.


The first step is to make sure all initial design checks are addressed. Review these checks at the following levels:

- Each kernel made of custom RTL or generated by Vivado HLS
   Note: Check that target clock frequency constraints are realistic.
- Each major hierarchy corresponding to a subsystem, such as a Vivado IP integrator block diagram with several kernels, IP blocks, and connectivity logic
- Complete design with all major functions and hierarchies, I/O interfaces, complete clocking circuitry, and physical and timing constraints

If the design uses floorplanning constraints, such as super logic region (SLR) assignments or logic assigned to Pblocks, review the estimated resource utilization for each physical constraint, and make sure that the utilization guidelines are met. When running report\_gor\_assessment, SLR and Pblock violations are automatically checked. If no violations are reported, the design is within acceptable limits.

XILINX

## TIMING BASELINING FLOW



2

### TIMING BASELINING EXAMPLE

The objective of timing baselining is to ensure that the design meets timing by analyzing and resolving timing challenges after each implementation step. Fixing the design and constraints issues earlier in the compilation flow ensures a broader impact and higher performance. Review and address timing violations before moving onto the next step by creating intermediate reports as follows:

Reports in Vivado Project Mode	Reports in Vivado Non-Project Mode	Reports in the Vitis Software Platform
Use the UltraFast™ design methodology	Add the following report commands after	Use the v++ -R 1 or v++ -R 2 option to generate
or timing closure report strategies	each implementation step:	intermediate timing reports and DCPs in the
	report_timing_summary	following directory:
	report_methodology	<rundir>/_x/link/vivado/prj/prj.runs/impl_1</rundir>
	<pre>report_qor_assessment</pre>	

#### Pre-Placement (WNS < 0 ns)

Before place\_design, the timing report reflects the design performance assuming the best possible logic placement for each logic path. Setup violations must be addressed by adopting the Initial Checks recommendations.

### Pre-Routing (WNS < 0 ns)

Before route\_design, the timing report reflects the design performance assuming the best possible routing delays for each individual net with some fanout penalty and without considering hold fixing impact (net routing detours) or congestion. Setup violations are often due to sub-optimal placement caused by (1) high device or SLR utilization, (2) placement congestion due to complex logic connectivity, (3) many paths with many logic levels, and (4) high clock skew between unbalanced clocks or high clock uncertainty. Run phys\_opt\_design in Explore or AggressiveExplore mode to try improving the post-place\_design QoR. If unsuccessful, focus on improving the placement QoR first.

### Pre-Routing (WHS < -0.5 ns)

When the performance goal is not met after routing and worst negative slack (WNS) is positive before routing, try to reduce large estimated worst hold slack (WHS) violations. Fewer and smaller pre-route hold violations help route\_design focus on Fmax rather than fixing hold time violations.

## Post-Routing (WNS < 0 ns or WHS < 0 ns)

After route\_design, first verify that the design is fully routed by reviewing the log files or running report\_route\_status on the post-route design checkpoint (DCP). Routing violations and large setup (WNS) or hold (WHS) violations are the result of high congestion. Use the **Analyzing Setup Violations** (page 3), **Resolving Hold Violations** (page 4), and **Congestion Reduction Techniques** (page 6) to identify and implement the resolution steps. Try running phys\_opt\_design after route\_design to address small setup violations > -0.200 ns.

When iterating the design, constraints, and compilation strategies, keep track of the QoR after each step, including the congestion information. Use the QoR table to compare run characteristics and determine what to focus on first when addressing the remaining timing violations.

	opt_design		place_des	ign			ohys_op	t_design	ı		route	_design		
Impl. Run	Directive	WNS	Directive	WNS	Congestion	Directive	WNS	WHS	THS	Directive	WNS	TNS	WHS	Congestion
Run1	ExploreWithRemap	0.034	WLDrivenBlockPlacement	-0.07	5-4-5-5	Explore	0.001	-0.409	-851.052	NoTimingRelaxation	-0.02	-1.68	0.006	5-5-4-5
Run2	Explore	0.054	AltSpreadLogic_medium	-0.368	6-5-5-5	Explore	-0.068	-0.364	-852.889	Default	-1.50	-3680.32	0.003	5-6-5-6
Run3	Default	0.054	AltSpreadLogic_high	-0.393	5-4-5-5	Explore	0.035	-0.364	-906.036	Explore	-1.37	-1495.19	0.006	4-5-5-6
Run4	Default	0.054	ExtraTimingOpt	-0.41	5-5-5-5	Explore	0.075	-0.407	-902.348	Explore	-1.23	-2896.42	0.001	5-5-5-6

**TIP**: Use report\_qor\_suggestions after place\_design and after route\_design to automatically identify design, constraints, and tool option changes that can help improve the QoR for new compilations.




## ANALYZING SETUP VIOLATIONS FLOW

Design performance is determined by the following:

- Clock skew and clock uncertainty: How efficiently the clocks are implemented
- Logic delay: Amount of logic traversed during a clock cycle
- Net or route delay: How efficiently Vivado implementation places and routes the design

Use the information in the timing path or design analysis reports to:

- Identify which of these factors contributes most to timing violations
- Determine how to iteratively improve the QoR
- **TIP**: If needed, open the DCP after each step to generate additional reports.



## FINDING SETUP TIMING PATH CHARACTERISTICS IN THE REPORTS

In Vivado project mode, find setup timing path characteristics as follows:

- 1. In the Design Runs window, select the implementation run to analyze.
- 2. In the Implementation Run Properties window, select the Reports tab.
- 3. Open the timing summary report or design analysis report for the selected implementation step:
  - Timing summary report: <runName>\_<flowStep>\_report\_timing\_summary (.rpt for text or .rpx for the Vivado IDE)
- Design analysis report: <runName>\_<flowStep>\_report\_design\_analysis

In Vivado non-project mode or in the Vitis software platform, do either of the following:

- Open the reports in the implementation run directory.
- Open the implementation DCP in the Vivado IDE, and open the RPX version of the report.
   Note: Using the Vivado IDE allows you to cross-probe between the reports, schematics, and Device window.

For each timing path, the logic delay, route delay, clock skew, and clock uncertainty characteristics are located in the header of the path:

Summary		Slack (VIOLATED) :	-2.321ns (required time - arrival time)						
Name	l Path 61	Source:	<pre>ingressFifoWrEn_reg/C (rising edge-triggered cell FDRE clocked by wbClk {rise</pre>						
Slack	-2.321ns	Destination:	<pre>ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ra (rising edge-triggered cell RAMB36E2 clocked by bftClk</pre>						
Source	▶ ingressFifoWrEn_reg/C (rising edge-triggered cell FDRE (	Path Group:	bftClk						
Destination	ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_	Path Type: Requirement:	Setup (Max at Slow Process Corner) 1.000ns (bftClk rise@15.000ns - wbClk rise@14.000ns)						
Path Group	bftClk	Data Path Delay:	2.214ns (logic 0.318ns (14.363%) route 1.896ns (85.637%						
Path Type	Setup (Max at Slow Process Corner)	Logic Levels: Clock Path Skew:	1 (LUT3=1) -0.610ns (DCD - SCD + CPR)						
Requirement	1.000ns (bftClk rise@15.000ns - wbClk rise@14.000ns)	Destination Clock De. Source Clock Delay	lay (DCD): 3.236ns = ( 18.236 - 15.000 ) (SCD): 3.846ns = ( 17.846 - 14.000 )						
Data Path Delay	2.214ns (logic 0.318ns (14.363%) route 1.896ns (85.637%)	Clock Pessimism Remo	val (CPR): 0.000ns						
Logic Levels	1 (LUT3=1)	Clock Uncertainty: Total System Jitter	0.035ns ((TSJ <sup>2</sup> + TIJ <sup>2</sup> ) <sup>1/2</sup> + DJ) / 2 + PE (TSJ): 0.071ns						
Clock Path Skew	-0.610ns	Total Input Jitter	(TIJ): 0.000ns						
Clock Uncertainty	0.035ns	Discrete Jitter Phase Error	(DJ): 0.000ns (PE): 0.000ns						

The same timing path characteristics are located in the Setup Path Characteristics of the design analysis report along with additional information, such as Logic Levels and Routes:

Name	Slack	Requirement	Path Delay	Logic Delay	Net Delay	Clock Skew	Logic Levels	Routes	Logical Path
👍 Path 1	-1.438	1.592	3.244	6%	94%	0.665	1	2	FDRE LUT4 FDRE
👍 Path 2	-0.708	3.184	3.508	43%	57%	-0.362	5	5	RAMB18E2 LUT6 LUT6 LUT6 LUT6 FDRE
👍 Path 3	-0.683	3.184	3.483	42%	58%	-0.362	5	5	RAMB18E2 LUT6 LUT6 LUT6 LUT6 FDRE
🎝 Path 4	-0.675	3.184	3.505	37%	63%	-0.333	10	8	FDRE LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 CARRY8 CARRY8 LUT4 LUT6 FDRE

**TIP**: In text mode, all columns of the Setup Path Characteristics column appear, making the table very wide. In the Vivado IDE, the same table shows a reduced number of columns to help with visualization. Right-click the table header to enable or disable columns as needed. For example, the DONT\_TOUCH or MARK\_DEBUG columns are not visible by default. Enable these columns to view important information skipped logic optimization analysis, which is difficult to identify otherwise.


XILINX

3

XILINX

## **RESOLVING HOLD VIOLATIONS FLOW**

Open the timing report, identify the worst hold violating paths for the entire design, and apply the following step-by-step analysis to each of the paths



Following is an example of a hold timing path with high clock skew:


Summary	
Name	<b>↓</b> Path 259
Slack (Hold)	<u>-1.129ns</u>
Source	inst_209033/inst_381/inst_285879/inst_285870/inst_285584/i
Destination	inst_209033/inst_381/inst_285879/inst_285870/inst_285584/i
Path Group	app_clk
Path Type	Hold (Min at Slow Process Corner)
Requirement	0.000ns (app_clk rise@0.000ns - txoutclk_out[3]_3 rise@0.000ns)
Data Path Delay	0.180ns (logic 0.059ns (32.778%) route 0.121ns (67.222%))
Logic Levels	0
Clock Path Skew	<u>1.247ns</u>

## **RESOLVING HOLD VIOLATIONS TECHNIQUES**

#### Avoiding Positive Hold Requirements

When using multicycle path constraints to relax setup checks, you must:

- Adjust hold checks on the same path so the same launch and capture edges are used in the hold time analysis. Failure to do so leads to a
  positive hold requirement (one or multiple clock periods) and impossible timing closure.
- Specify the endpoint pin instead of just the cell or clock. For example, the endpoint cell REGB has three input pins: C, EN, and D. Only the REGB/D pin should be constrained by the multicycle path exception, *not* the clock enable (EN) pin because the EN pin can change at every clock cycle. If the constraint is attached to a cell instead of a pin, all of the valid endpoint pins are considered for the constraints, including the EN pin.



#### Xilinx recommends that you always use the following syntax:

set\_multicycle\_path -from [get\_pins REGA/C] -to [get\_pins REGB/D] -setup 3
set\_multicycle\_path -from [get\_pins REGA/C] -to [get\_pins REGB/D] -hold 2


#### Reducing the WHS and THS Before Routing

Large estimated hold violations increase the routing challenge and cannot always be resolved by <code>route\_design</code>. The post-placement <code>phys\_opt\_design</code> command provides several hold fixing options:

- The insertion of opposite-edge triggered registers between sequential elements splits a timing path into two half period paths and significantly reduces hold violations. This optimization is only performed if setup timing does not degrade. Use the following command: phys\_opt\_design -insert\_negative\_edge\_ffs
- The insertion of LUT1 buffers delays the datapath to reduce hold violations without introducing setup violations. Use the following commands:
  - phys\_opt\_design -hold\_fix: Performs LUT1 insertion on paths with the largest WHS violations only.
  - phys\_opt\_design -aggressive\_hold\_fix: Performs LUT1 insertion on more paths to significantly reduce the total hold slack (THS) at the expense of a noticeable LUT utilization increase and longer compile time. This option can be combined with any phys\_opt\_design directive.
  - phys\_opt\_design -directive ExploreWithAggressiveHoldFix: Performs LUT1 insertion to fix hold in addition to all other physical optimizations designed to improve Fmax.

## **REDUCING LOGIC DELAY FLOW**

Use the  ${\tt report\_design\_analysis}$  command, and enable all columns of the Setup Path Characteristics table



Vivado implementation focuses on the most critical paths first. This means less difficult paths often become critical after placement or after routing. Xilinx recommends identifying and improving the longest paths after synthesis or after opt\_design, because this has the biggest impact on QoR and usually dramatically reduces the number of place and route iterations to reach timing closure. Use the report\_design\_analysis Logic Level Distribution table to identify the clock domains that require design improvements by weighing the logic level distribution against the requirement. The lower the requirement, the fewer logic levels are allowed. For example, in the following pre-placement logic level distribution report:

- Review all paths with 8 logic levels or more for txoutclk\_out[0]\_4.
- Review all paths with 11 logic levels or more for app\_clk.

#### Q 🚺 Logic Level Distribution

End Point Clock	Requirement	0	1	2	4	5	6	7	8	9	10	11	12	13	14	15	16
app_clk	3.184ns	0	0	0	1	0	0	135	16	37	30	16	16	16	16	15	7
txoutclk_out[0]_4	2.388ns	2	0	0	64	784	1677	0	9	3	0	3	4	0	0	0	0
txoutclk_out[31.3	1 592ns	2100	5029	20	0	0	0	0	0	0	0	0	0	0	0	0	0

**Note**: Cascaded CARRY or MUXF cells can artificially increase the logic level number and have a low impact on delay.

**TIP**: In the Vivado IDE report, click the logic level number to select the paths, and press **F4** to generate the schematics and review the logic.

UG1292 (v2022.2) November 30, 2022

5

## **REDUCING LOGIC DELAY TECHNIQUES**

#### **Optimizing Regular Fabric Paths**

Regular fabric paths are paths between registers (FD\*) or shift registers (SRL\*) that traverse a mix of LUTs, MUXFs, and CARRYs. If you encounter issues with regular fabric paths, Xilinx recommends the following. For more information, see the *Vivado Design Suite User Guide: Synthesis* (<u>UG901</u>) and *Vivado Design Suite User Guide: Implementation* (<u>UG904</u>).

 For high logic levels, paths can be identified with LUT/net budget checks using report\_gor\_assessment. Address high logic levels early in the design cycle through either recoding RTL or using retiming.<sup>1</sup>

**Recommended**: Use synthesis -retiming globally. Use the block synthesis strategy BLOCK\_SYNTH.RETIMING 1 to target a module or RETIMING\_FORWARD/BACKWARD properties to target a specific cell.

- Small cascaded LUTs (LUT1-LUT4) can be merged into fewer LUTs unless prevented by the design hierarchy, by intermediate nets with some fanout (10 and higher), or by the use of KEEP, KEEP\_HIERARCHY, DONT\_TOUCH, or MARK\_DEBUG properties.<sup>1</sup>
   Recommended: Remove the properties, and rerun starting from the synthesis step or from opt design -remap.
- Single CARRY (non-cascaded) cells limit LUT optimizations and can make placement less optimal.<sup>1</sup>
   Recommended: Use the FewerCarryChains synthesis directive, or set the CARRY\_REMAP property on the cells to be removed by opt\_design.
- The shift register SRL\* delay is higher than the register FD\* delay, and SRL placement might be less optimal than FD placement.<sup>1</sup>
   Recommended: Pull a register from the input or output of the SRL using the SRL\_STYLE attribute in RTL or the SRL\_STAGES\_TO\_INPUT or SLR\_STAGES\_TO\_OUTPUT property on the cell after synthesis. Dynamic SRLs must be modified in the RTL.
- When the logic path ends with a LUT driving a clock enable (CE), synchronous set (S), or synchronous reset (R) pin of a fabric register (FD\*), the routing delay is higher than register data pin (D), especially when the fanout of the last net of the path is greater than 1.<sup>1</sup>
   Recommended: If the path ending at the data pin (D) has a higher slack and fewer logic levels, set the EXTRACT\_ENABLE or EXTRACT\_RESET attribute to no on the signal in RTL. Alternatively, set the CONTROL\_SET\_REMAP property on the cell to trigger the same optimization during opt\_design.

### Optimizing Paths with Dedicated Blocks and Macro Primitives

Logic paths from/to/between dedicated blocks and macro primitives (e.g., DSP, RAMB, URAM, FIFO, or GT\_CHANNEL) are more difficult to place and have higher cell and routing delays. Therefore, adding extra pipelining around the macro primitives or reducing the logic levels on the macro primitive paths is critical for improving the overall design performance.

Before modifying the RTL, validate the QoR benefit of adding pipelining by enabling all optional DSP, RAMB, and URAM registers and rerunning implementation. Do *not* generate a bitstream when adopting this evaluation technique. For example:

set\_property -dict {DOA\_REG 1 DOB\_REG 1} [get\_cells xx/ramb18\_inst]

Following is an example of a RAMB18 path that requires additional pipeline registers or logic level reduction (reported after route\_design):

Name	Slack	Requirement	Path Delay	Logic 1 Delay	Net Delay	Logic Levels	Routes	Logical Path	BRAM
🍾 Path 5	-0.663	3.184	3.472	48%	52%	5	5	RAMB18E2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE	No DO_REG
Indicates au	tomated re	solution using	roport a	an auggostic					

XILINX

1. Indicates automated resolution using report\_qor\_suggestions

Path Location

(f) 0.076 4.883 Site: SLICE\_X179Y744

Netlist Resource(s

inst 1784100/inst 174187

## **REDUCING NET DELAY FLOW 1**


Global congestion impacts the design performance as follows:

- Level 4 (16x16): Small QoR variability during route\_design
- Level 5 (32x32): Sub-optimal placement and noticeable QoR variations
- Level 6 (64x64): Difficult placement and routing and long compilation time. Timing QoR is severely degraded unless the performance goal is low.
- Level 7 (128x128) and above: Impossible to place or route. The route\_design command outputs the Initial Estimated Congestion table in the log file for congestion Level 4 or above.

To report both placer and router congestion information, use report\_design\_analysis -congestion.

**TIP:** Open the post-place or post-route DCP to create an interactive report\_design\_analysis window in the Vivado IDE. Highlight the congested areas and visualize the impact of congestion on individual logic path placement and routing by cross-probing. See **UG949: Reducing Net Delay Caused by Congestion**.

If the congestion level is 4 or higher, open the design checkpoint in the Vivado IDE, show the congestion metric in the Device window, and highlight and mark the timing path to analyze the path placement and routing



6


## **REDUCING CONGESTION TECHNIQUES**

Delay Type

FDRE (Prop\_EFF\_SLICEM\_C\_Q)

Following is an example of a critical timing path where net routing is detoured around the congested area, leading to higher net delays:

- All views are accessible from the design analysis report.
- Enable Interconnect Congestion Level metrics in the Device window.



#### **Reducing Congestion**

To reduce congestion, Xilinx recommends using the following techniques in the order listed:

- When the overall resource utilization is above 70-80%, lower the device or SLR utilization by either removing some design functions or moving some modules or kernels to a different SLR. Avoid LUT and DSP/RAMB/URAM utilization that is above 80% at the same time. If the macro primitive utilization percentage must be high, try keeping LUT utilization below 60% to allow placement spreading in the congested area, without introducing complex floorplanning constraints. Use report\_gor\_assessment to review the utilization per SLR after placement.
- Promote non-critical high fanout nets in the congested region to global clock routing as follows: set\_property CLOCK\_BUFFER\_TYPE BUFG [get\_nets <highFanoutNetName>]
- Reduce equivalent net overlap in the congested area by merging synthesis-replicated nets. Remove the MAX\_FANOUT property from the RTL and synthesis XDC, or use set\_property EQUIVALENT\_DRIVER\_OPT merge on target cells.<sup>1</sup>
- Try several placer directives (e.g., AltSpreadLogic\* or SSI\_Spread\*), the Congestion\_\* implementation run strategies, or ML strategies.
- Reduce MUXF\* and LUT combining usage in the congested region. See the corresponding columns in the RDA congestion report. Set MUXF REMAP to 1 and SOFT HLUTNM to "" on the congested leaf cells. Use report gor suggestions for help.<sup>1</sup>
- Use report\_design\_analysis -complexity -congestion to identify large, congested modules (> 15,000 cells) with high connectivity complexity (Rent Exponent > 0.65 or Average Fanout > 4). Use the congestion-oriented synthesis settings, which are added to the XDC file: set\_property BLOCK\_SYNTH.STRATEGY {ALTERNATE\_ROUTABILITY} [get\_cells <congestedHierCellName>]
- Reuse DSP, RAMB, and URAM placement constraints from previous implementation runs with low congestion. For example: read\_checkpoint -incremental routed.dcp -reuse\_objects [all\_rams] -fix\_objects [all\_rams]

#### **Optimizing High Fanout Nets**


- Use hierarchy-based register replication explicitly in RTL or with the following logic optimization: opt\_design -merge\_equivalent\_drivers -hier\_fanout\_limit 512
- Force replication on critical high fanout nets with more physical optimization steps before place: set\_property FORCE\_MAX\_FANOUT<sup>1</sup>

1. Indicates automated resolution using  ${\tt report\_qor\_suggestions}$ 

AMDZI XILINX

## **REDUCING NET DELAY FLOW 2**

Use the <code>report\_design\_analysis</code> command, enable all columns of the Setup Path Characterisitcs table, and use <code>report\_utilization</code> or <code>report\_qor\_assessment</code> to get the number of control signals after placement



See Trying Alternative Implementation Flows (this page)

## **REDUCING NET DELAY TECHNIQUES**

#### Fixing Setup Violations Due to Hold Detours

To ensure the design is functional in hardware, fixing hold violations has higher priority than fixing setup violations (or Fmax). The following example shows a path between two synchronous clocks with high skew with a tight setup requirement:

Name	Slack	Requirement	Path Delay	Clock Skew	Hold Fix Detour	Logical Path	Start Point Clock	End Point Clock	SLR Crossings
🍾 Path 1	-1.438	1.592	3.244	0.665	1181	FDRE LUT4 FDRE	txoutclk_out[3]_3	app_clk	1

Note: The Hold Fix Detour is in picoseconds. To address the hold detour impact on Fmax, see Resolving Hold Violations Techniques (page 4).

### **Reviewing and Correcting Physical Constraints**

All designs include physical constraints. Although I/O locations cannot usually be changed, Pblock and location constraints must be carefully validated and reviewed when making design changes. Changes can move the logic farther apart and introduce long net delays. Review the paths with more than 1 Pblock (PBlocks column) and with location constraints (Fixed Loc column).

#### Improving the SLR Crossing Performance

When targeting stacked silicon interconnect (SSI) technology devices, making the following early design considerations helps to improve the performance:

- Add pipeline registers at the boundary of major design hierarchies or kernels to help long distance and SLR crossing routing.
- Verify that each SLR utilization is within the guidelines (use report\_qor\_assessment).
- Use USER\_SLR\_ASSIGNMENT constraints to guide the implementation tools. See **UG949: Using Soft SLR Floorplan Constraints**.
- Use SLR Pblock placement constraints if the soft constraints do not work.
- Use phys\_opt\_design -slr\_crossing\_opt after placement or after routing.

#### **Reducing Control Sets**

X21582-051322

Try reducing the number of control sets when their number is over the guideline (7.5%), either for the entire device or per SLR:

- Remove MAX\_FANOUT attributes on clock enable, set, or reset signals in RTL.<sup>1</sup>
- Increase the minimum synthesis control signal fanout (e.g., synth\_design -control\_set\_opt\_threshold 16).<sup>1</sup>
- Merge the replicated control signals with opt\_design -control\_set\_merge or -merge\_equivalent\_drivers.
- Remap low fanout control signals to LUTs by setting the CONTROL\_SET\_REMAP property on CLB register cells.<sup>1</sup>

### Trying Alternative Implementation Flows

The default compilation flow provides a quick way to obtain a baseline of the design and start analyzing the design if timing is not met. If timing is not met after initial implementation, try some of the other recommended flows:

XILINX

- Try several place\_design directives (up to 10), and several phys\_opt\_design iterations (Aggressive\*, Alternate\* directives).
- Overconstrain the most critical clocks (up to 0.500 ns) during place\_design/phys\_opt\_design using set\_clock\_uncertainty.
- Increase the timing QoR priority on timing clocks that must meet timing using group\_path -weight.
- Use the incremental compilation flow after minor design modifications to preserve QoR and reduce runtime.
- Run the top 3 implementation ML strategies for your design generated by report\_qor\_suggestions.


1. Indicates automated resolution using report\_qor\_suggestions

UG1292 (v2022.2) November 30, 2022

XILINX

## IMPROVING CLOCK SKEW FLOW

Use the report\_design\_analysis command, enable all columns in the Setup Path Characterisitcs table, and optionally use report\_clock\_utilization to review the existing constraints on clock nets



# IMPROVING CLOCK SKEW TECHNIQUES

### Adding Timing Exceptions Between Asynchronous Clocks


Timing paths in which the source and destination clocks originate from different primary clocks or have no common node must be treated as asynchronous clocks. In this case, the skew can be extremely high, making it impossible to close timing. Add set\_clock\_groups, set\_false\_path and set\_max\_delay -datapath\_only constraints as needed. For details, see UG949: Adding Timing Exceptions Between

Asynchronous Clocks.

### Cleaning Up the Logic Used in Clock Trees

The opt\_design command automatically cleans up clock trees unless DONT\_TOUCH constraints are used on the clocking logic. Select the timing path, enable the **Clock Path Visualization** toolbar button **II**, and open the schematic (**F4**) to review the clock logic.

• Avoid timing paths between cascaded clock buffers by eliminating unnecessary buffers or connecting them in parallel. For example:



- Combine parallel clock buffers into a single clock buffer unless the clocks are not equivalent.
- Remove LUTs or any combinatorial logic in clock paths, which can make clock delays and clock skew unpredictable.

### Matching Clock Routing

Use the CLOCK\_DELAY\_GROUP to improve clock routing delay matching between critical synchronous clocks, even when the two clock nets already have the same CLOCK\_ROOT. The following example shows two synchronous clocks without the CLOCK\_DELAY\_GROUP:<sup>1</sup>

Q, (\$)		lobal Clock Res	ources							
Global Id	Source Id	Driver Type/Pin	Constraint		Clock Region		Load Clock Region		Clock Period	Clock
ΠΛ gΟ	src0	BUFG_GT/O	None	BUFG_GT_X1Y212	X5Y8	CLOCK_REGION_X5Y6	30	110934	3.184	app_clk
M g1	src0	BUFG_GT/O	None	BUFG_GT_X1Y215	X5Y8	CLOCK_REGION_X5Y6	2	5202	1.592	txoutclk_out[3]_3

### Constraining the Clock Loads Placement Next to the Related I/O Bank

For clocks between I/O logic and fabric cells with less than 2,000 loads, set the CLOCK\_LOW\_FANOUT property on the clock net to automatically place all the loads in the same clock region as the clock buffer (BUFG\*) and keep insertion delay and skew low.<sup>1</sup>

### Constraining the Clock Loads Placement to a Smaller Area

You can use Pblocks to force the placement of clock net loads in a smaller area (e.g., 1 SLR) to reduce insertion delay and skew or to avoid crossing special columns, such as I/O columns that introduce a skew penalty.

### Reducing the Clock Net Delay by Moving the Physical Source


Use a location constraint to move the source mixed-mode clock manager (MMCM) or phase-locked loop (PLL) to the center of the clock loads to reduce the maximum clock insertion delay, which results in lower clock pessimism and skew. For details, see **UG949: Improving Skew in UltraScale and UltraScale+ Devices**.

1. Indicates automated resolution using report\_qor\_suggestions

8

## IMPROVING CLOCK UNCERTAINTY FLOW

Clock uncertainty is the amount of input jitter, system jitter, discrete jitter, phase error, or user-added uncertainty, which is added to the ideal clock edges to model the hardware operating conditions accurately. Clock uncertainty impacts both setup and hold timing paths and varies based on the resources used in the clock trees.



# IMPROVING CLOCK UNCERTAINTY TECHNIQUES

## Reducing Clock Uncertainty by Using Parallel BUFGCE\_DIV Clock Buffers

For synchronous clocks with a period ratio of 2, 4, or 8 generated by the same MMCM or PLL and driven by several clock outputs, use only 1 MMCM or PLL output and connect it to parallel BUFGCE\_DIV clock buffers (UltraScale<sup>™</sup> and UltraScale<sup>+™</sup> devices only). This clock topology eliminates the MMCM or PLL phase error that results in 0.120 ns clock uncertainty in most cases.

Following is an example of a clock uncertainty reduction for clock domain crossing (CDC) paths between a 150 MHz clock

Clock Uncertainty Before: 0.188 ns (setup), 0.188 ns (hold)


XILINX

Clock Uncertainty After: 0.068 ns (setup), 0.000 ns (hold)
 Use the Clocking Wizard to generate the clock topology with

parallel BUFGCE DIV buffers, and set the

CLOCK DELAY GROUP property on the clocks.

and a 300 MHz clock:



### Reducing Clock Uncertainty by Changing the MMCM or PLL settings

Clock modifying blocks, such as the MMCM and PLL, contribute to clock uncertainty in the form of discrete jitter and phase error.<sup>1</sup>

 In the Clocking Wizard or using the set\_property command, increase the voltage-controlled oscillator (VCO) frequency by modifying the M (multiplier) and D (divider) values. For example, MMCM (VCO=1 GHz) introduces 167 ps jitter and 384 ps phase error versus 128 ps and 123 ps for MMCM (VCO=1.43 GHz).

#### Limiting Synchronous Clock Domain Crossing Paths


Timing paths between synchronous clocks that are driven by separate clock buffers exhibit higher skew, because the common clock tree node is located before the clock buffers, resulting in higher pessimism in the timing analysis. As a result, it is more challenging to meet both setup and hold requirements at the same time on these paths, especially for high frequency clocks (over 500 MHz). To identify the number of paths between two clocks, use report\_timing\_summary (Inter-Clock Paths section) or report\_clock\_interaction. The following example shows a design that contains many paths between two high speed clocks (requirement = 1.592 ns). 30% of these paths fail timing, which indicates that they are particularly difficult to implement.

Source Clock	Destination Clock	WNS (ns)	TNS (ns)	Failing Endpoints (TNS)	Total Endpoints 1 (TNS)	Path Req (WNS)	Inter-Clock Constraints
app_clk	txoutclk_out[3]_3	-0.348	-162.119	1668	5623	1.592	Timed
rxoutclk_out[0]_4	rxoutclk_out[0]_4	0.262	0.000	0	2998	2.388	Partial False Path
pcie_refclk	pcie_refclk	5.054	0.000	0	1508	7.960	Timed
txoutclk_out[3]_3	app_clk	-0.153	-0.196	2	1198	1.592	Partial False Path

Review the logic involved in the clock domain crossings and remove unnecessary logic paths, or try the following modifications:

- Add multicycle path constraints on the paths controlled by clock enable, because new data are not transferred every cycle.
- Replace the crossing logic with asynchronous crossing circuitry and appropriate timing exceptions at the expense of extra latency. For
  example, use asynchronous FIFOs or XPM\_CDC parameterized macros. For details, see the UltraScale Architecture Libraries Guide (UG974).

1. Indicates automated resolution using report\_qor\_suggestions



9

## QOR ASSESSMENT REPORT OVERVIEW

The QoR assessment report comprises the following sections:

- 1. **Overall Assessment Summary**: Provides the QoR assessment score and recommendations for improving QoR.
- 2. **QoR Assessment Details**: Shows the QoR information for each item. For items with a score of less than 5, REVIEW appears in the Status column.

**TIP**: To assess the risk of items marked with REVIEW status, compare the data in the Threshold (Thresh.) and Actual columns. The Threshold is automatically adjusted for the design and for the targeted device. To see items that passed the check, use the -full\_assessment\_details option.

- 3. **Methodology Check Details**: Shows items that failed, which are related to methodology and impact QoR.
- 4. **ML Strategy Availability**: Lists the directives required in the training run to generate ML Strategies (details not shown).

1. Overall Assessment Summary

+	++
QoR Assessment Score	3 - Design runs have a small chance of success
Flow Guidance	Run report_methodology and fix or waive critical warnings

2. QoR Assessment Details

Name	i	Thresh.	1	Actual	i	Used	i	Available	I	Status	1
Utilization	i		ì		i		ī		ï	OK	ï
Clocking	1		T		1		I.		1	OK	1
Congestion	1		1		1		I.		1	OK	1
Timing	1		1		1		I		I		1
WNS	1	-0.100	1	-0.330	1	-	I.	-	1	REVIEW	1
TNS	1	-0.100	1	-29.398	1	-	L	-	1	REVIEW	1
Paths above Net/LUT Budgeting	1	0	1	132	1	-	I.	-	1	REVIEW	1

3. Methodology Check Details

ID	Description	1	Criticality	1	No. Vio.
TIMING-1	Invalid clock waveform on Clock Modifying Block	ī	Critical Warning	1	6
TIMING-9	Unknown CDC Logic	I.	Warning	L	1

#### 4. ML Strategy Availability

10

Conditions for ML Strategy Availability	Value	Status
opt_design directive	Explore	I OK
place_design directive	1	
phys_opt_design directive	1	- 1
route design directive	1	- 1

UG1292 (v2022.2) November 30, 2022

# QOR ASSESSMENT REPORT DETAILS

#### QoR Assessment Score

The QoR Assessment Score estimates the likelihood of a design meeting timing goals as follows:

- 1: Design will not complete implementation.
- 2: Design will complete implementation but will not meet timing.
- 3: Design will likely *not* meet timing.
- 4: Design will likely meet timing.
- 5: Design will meet timing.

### QoR Assessment Score Accuracy at Different Design Stages

Xilinx recommends using the QoR Assessment Score earlier in the flow, because the potential compile time savings are greatest at this point. However, there are different levels of accuracy in the analysis at different stages in the flow. The report\_qor\_assessment command automatically adjusts the analysis depending on the current state of the design, which takes into consideration possible optimizations later in the flow. Following is the analysis conducted at each design state:

- Unplaced: Analysis of cell utilization, higher clock skew thresholds, and LUT/net budget checks. No congestion analysis.
- Placed: Congestion analysis and analysis of tighter clock skew thresholds. No LUT/net budget checks.
- Routed: Fully accurate analysis and threshold.

Note: The score is based on the best metrics available within approximately +/-1 accuracy.

#### Improving the QoR Assessment Score

Run report\_gor\_suggestions after report\_gor\_assessment to get suggestions on how to fix or reduce the compilation failure risk. If a suggestion exists, items with a low assessment score (marked with REVIEW status in the QoR assessment report) are automatically prioritized to the top of the QoR suggestion report.

### SLR and Pblock Analysis

SLR and Pblock analysis is conducted automatically. Only items with a score of less than 5 are reported.

#### **Running Further Analysis**

Use the <code>-csv\_output\_dir</code> option to output the following CSV files that can be used for further analysis:

- qor\_timing\_<design\_stage>.csv: Details timing paths that fail net and LUT budget checks.
- qor\_dont\_touch\_<design\_stage>.csv: Lists leaf/hierarchical cells as well as nets with DONT\_TOUCH properties.

#### TIP: In Project Mode, add the assessment report with the following Tcl command:

set\_property STEPS.OPT\_DESIGN.TCL.POST <path>/postopt.tcl [get\_runs impl\_\*]

Following is an example of postopt.tcl:

report\_qor\_assessment -file postopt\_rqa.rpt -csv\_output\_dir ./rqa

