

# Vivado Design Suite User Guide

# **Design Analysis and Closure Techniques**

UG906 (v2021.1) June 30, 2021





# **Revision History**

The following table shows the revision history for this document.

Section	Revision Summary							
06/30/2021 Version 2021.1								
General updates	Updated for Vivado <sup>®</sup> 2021.1 release.							
Intelligent Design Runs	IDR feature documented.							
Report QoR Suggestions	Edited section for clarity.							
Report Timing Summary	Add note about running <pre>report_timing_summary</pre> in the IDE and the Tcl Console.							
Reporting the Scoped Timing Exceptions Being Overridden	Added new information.							
Report Summary Section	Added note about WBSS.							
Chapter 9: Performing NoC Quality of Service Analysis in Versal Devices	New section.							



# Table of Contents

Revision History	2
Chapter 1: Overview	7
Navigating Content by Design Process	
Chapter 2: Implementation Results Analysis Features	
Using the Design Runs Window	
Placement Analysis	10
Routing Analysis	16
Report Design Analysis	21
Report QoR Assessment	45
Report QoR Suggestions	49
Chapter 3: Logic Analysis Within the IDE	
Design Analysis Within the IDE	
Logic Analysis Features	
Using the Netlist Window	
Using the Hierarchy Window	
Using the Utilization Report	
Using the Schematic Window	
Searching for Objects Using the Find Dialog Box	
Analyzing Device Utilization Statistics	
Using Report DRC	74
Validating Design Methodology DRCs	
Chapter 4: Timing Analysis Features	70
Report Timing Summary	
Report Clock Networks	
Report Clock Interaction	
Report Pulse Width	
Report Timing	
Report Datasheet	
Report Exceptions	



Report Exceptions in the Vivado IDE	
Report Clock Domain Crossings	
Report Bus Skew	157
Chapter 5: Viewing Reports and Messages	
Introduction to Reports and Messages	
Viewing and Managing Messages in the IDE	168
Vivado Generated Messages	171
Generating and Waiving Design Checks	172
Configurable Report Strategies	
Creating Design Related Reports	
Chapter 6: Performing Timing Analysis	
Introduction to Timing Analysis	
Understanding the Basics of Timing Analysis	228
Reading a Timing Path Report	239
Verifying Timing Signoff	
Chapter 7: Synthesis Analysis and Closure Techniques	249
Using the Elaborated View to Optimize the RTL	
Decomposing Deep Memory Configurations for Balanced Power and Perform	
Optimizing RAMB Utilization when Memory Depth is not a Power of 2	
Optimizing RAMB Input Logic to Allow Output Register Inference	
Improving Critical Logic on RAMB Outputs	
<b>Chapter 8: Implementation Analysis and Closure Technique</b>	<b>S</b> 266
Intelligent Design Runs	
Using the report_design_analysis Command	
Identifying the Longest Logic Delay Paths in the Design	279
Identifying High Fanout Net Drivers	281
Determining if Hold-Fixing is Negatively Impacting the Design	
Quickly Analyzing All Failing Paths	284
Floorplanning	285
Chapter 9: Performing NoC Quality of Service Analysis in Ve	ersal
Devices	
Introduction to QoS Analysis using the QoS Report in Vivado	
Vivado NoC QoS Reporting Examples	



opendix A: Timing Methodology Checks	
TIMING-1: Invalid Clock Waveform on Clock Modifying Block	
TIMING-2: Invalid Primary Clock Source Pin	
TIMING-3: Invalid Primary Clock on Clock Modifying Block	307
TIMING-4: Invalid Primary Clock Redefinition on a Clock Tree	
TIMING-5: Invalid Waveform Redefinition on a Clock Tree	310
IMING-6: No Common Primary Clock Between Related Clocks	
IMING-7: No Common Node Between Related Clocks	
IMING-8: No Common Period Between Related Clocks	
IMING-9: Unknown CDC Logic	314
IMING-10: Missing Property on Synchronizer	
IMING-11: Inappropriate Max Delay with Datapath Only Option	316
IMING-12: Clock Reconvergence Pessimism Removal Disabled	
IMING-13: Timing Paths Ignored Due to Path Segmentation	
IMING-14: LUT on the Clock Tree	
IMING-15: Large Hold Violation on Inter-Clock Path	
MING-16: Large Setup Violation	320
IMING-17: Non-Clocked Sequential Cell	
IMING-18: Missing Input or Output Delay	
IMING-19: Inverted Generated Clock Waveform on ODDR	
TIMING-20: Non-Clocked Latch	
IMING-21: Invalid COMPENSATION Property on MMCM	
IMING-22: Missing External Delay on MMCM	323
IMING-23: Combinatorial Loop Found	323
IMING-24: Overridden Max Delay Datapath Only	324
IMING-25: Invalid Clock Waveform on Gigabit Transceiver (GT)	325
IMING-26: Missing Clock on Gigabit Transceiver (GT)	325
TIMING-27: Invalid Primary Clock on Hierarchical Pin	326
IIMING-28: Auto-Derived Clock Referenced by a Timing Constraint	
IMING-29: Inconsistent Pair of Multicycle Paths	
TIMING-30: Sub-Optimal Master Source Pin Selection for Generated Clock	328

TIMING-201: Add an Output Register to RAM	
TIMING-202: Add Extra Pipelining to Wide Multipliers	
UTIL-10: Incomplete Case Statement Increasing Control Sets	
UTIL-203: Large ROM Inferred using Distributed RAM	
Reference Design Files	343



Appendix C: Additional Resources and Legal Notices	
Xilinx Resources	
Solution Centers	
Documentation Navigator and Design Hubs	344
References	345
Training Resources	345
Please Read: Important Legal Notices	



Chapter 1



# Overview

# **Navigating Content by Design Process**

Xilinx<sup>®</sup> documentation is organized around a set of standard design processes to help you find relevant content for your current development task. All Versal<sup>™</sup> ACAP design process Design Hubs can be found on the Xilinx.com website. This document covers the following design processes:

- Hardware, IP, and Platform Development: Creating the PL IP blocks for the hardware platform, creating PL kernels, functional simulation, and evaluating the Vivado<sup>®</sup> timing, resource use, and power closure. Also involves developing the hardware platform for system integration. Topics in this document that apply to this design process include:
  - Chapter 4: Timing Analysis Features
  - Chapter 6: Performing Timing Analysis
  - Chapter 8: Implementation Analysis and Closure Techniques



Chapter 2

# Implementation Results Analysis Features

# **Using the Design Runs Window**

The Design Runs window displays the state of the current runs.

For more information, see this link in the Vivado Design Suite User Guide: Using the Vivado IDE (UG893).

If the run is running, finished cleanly, or finished with errors, the Design Runs window appears when a run is done.

Т

TIP: If the run is not up to date, you can select Force Up-to-Date from the pop-up menu.

Tcl Console Messages Log	Reports	Design Runs × Power D	RC Met	hodology	Timing				? _ 🗆	Ľ
Q   ¥   ♦   I   ≪   ▶	<b>» +</b> %	6								
Name	Constraints	Status	WNS	TNS	WHS	THS	WBSS	TPWS	Total Power	
<ul> <li>✓ synth_1 (active)</li> </ul>	constrs_1	synth_design Complete!								^
✓ impl_1	constrs_1	route_design Complete!	0.111	0.000	0.024	0.000	12.535	0.000	2.690	
🗸 📄 Out-of-Context Module Runs										
✓ ✓ config_mb		Submodule Runs Complete								
🗸 config_mb_axi_gpio	config_m	synth_design Complete!								
✓ config_mb_ilmb_v10 config_m synth_design Complete!										
✓ config_mb_rst_ddr4	config_m	synth_design Complete!								~
<										>

#### Figure 1: Design Runs Window

The Design Runs Window columns show:

- The name of the run
- The target part
- The constraints set associated with a run
- The run strategy
- The status of the last completed step of a run



- The progress of a run
- The start time of a run
- The elapsed time of a run during execution or the final runtime of a completed run
- The timing score of a run: WNS, TNS, WHS, THS, WBSS, and TPWS (see Report Timing Summary for more information on these numbers). This is where you can quickly verify that a run meets timing. If it does not meet timing, you must start the analysis with the Timing Summary Report.

*Note*: WBSS represents the Worst Bus Skew Slack report\_bus\_skew.

- The number of nets that were not successfully routed
- The utilization of the design LUT, FF, block RAMs, DSP, and if applicable, UltraRAMs.
- The total power estimate
- A brief description of the run strategy
- The incremental mode of the design run

If you are using the Vivado<sup>®</sup> IDE project flow, review the Messages tab for your active synthesis and implementation runs. Messages are grouped by run steps in the flow. All the information saved in the run log files, and the main Vivado session log file, appear in this consolidated and filtered view.

## Figure 2: Messages Grouped by Step



Some messages crossprobe back to a source file that can always be opened by clicking on the file name, or in some cases to a design object related to the message. Depending on which step of the flow you are analyzing, you must open either the synthesized design or the implemented design in order to be able use the object crossprobing from the message.



# **Placement Analysis**

This section discusses Placement Analysis and includes:


- Highlighting Placement
- Showing Connectivity
- Viewing Metrics

# **Highlighting Placement**

Another way to review design placement is to analyze cell placement. The Highlight Leaf Cells command helps in this analysis.

- 1. In the Netlist Window, select the levels of hierarchy to analyze.
- 2. From the popup menu, select **Highlight Leaf Cells**  $\rightarrow$  **Select a color**.
- 3. If you select multiple levels of hierarchy, select Cycle Colors.

The leaf cells that make up the hierarchical cells are color coded in the Device window.



## Figure 3: Highlight Hierarchy

The color coding shows the placement of the key hierarchical blocks in the device. The usbEngine0 (in blue):



- Uses a number of Block RAM and DSP48 cells.
- Is in the middle clock regions of the chip.
- Is intermingled with other logic (fftEngine) in the design.

It is easy to see that the fftEngine (in green) and the cpuEngine (in yellow) are intermingled. The two blocks primarily use different resources (DSP48 as opposed to slices). Intermingling makes best use of the device.

# **Showing Connectivity**


It can be useful to analyze a design based on connectivity. Run **Show Connectivity** to review the placement of all logic driven by an input, a Block RAM, or a bank of DSPs. Show Connectivity takes a set of cells or nets as a seed, and selects objects of the other type.

 $\bigcirc$ 

**TIP:** Use this technique to build up and see cones of logic inside the design.

The following figure shows a Block RAM driving logic inside the device including OBUFs. A synthesis pragma stops synthesis from placing the output flop in the Block RAM during memory inferencing.





## Figure 4: Show Connectivity


# **Fixed and Unfixed Logic**

The Vivado tools track two different types of placement:

- Elements placed by the user (shown in orange) are Fixed.
  - Fixed logic is stored in the XDC.
  - Fixed logic normally has a LOC constraint and might have a BEL constraint.
- Elements placed by the tool (shown in blue) are Unfixed.

In the following figure, the I/O and Block RAM placement is Fixed. The slice logic is Unfixed.





## Figure 5: Fixed and Unfixed Placement

# **Cross Probing**

For designs synthesized with Vivado Synthesis, it is possible to cross probe back to the source files once the netlist design is in memory.

To cross probe:

- 1. Select the gate.
- 2. Select **Go to Source** from the popup menu, shown in the following figure.



urces Netl	ist ×	? _ 🗆 🖸	Project	t Summa	ry × D	vice	× rtlRam.v	×			? 🗆
E H		•	+	⇒ ©,	Q 23	$\mathbb{M}$	🕀 🛛 🕅 🛛 R				
shoopyrtam,	_ieg_0_10	(POAMIDSOET) ~				-		***			***
	-	(RAMB36E1)				开					- 33 24
	-	(RAMB36E1)				田		88			田田
	-	(RAMB36E1)				囲					123
	-	(RAMB36E1)				##					111
		(RAMB36E1)							님		
	-	(RAMB36E1)				田田					<b>HH</b>
	-	(RAMB36E1)									<b>#</b> #
	-	(RAMB36E1)									
	-	(RAMB36E1)				##					###
	-	(RAMB36E1)					Cell Properties		Ctrl+E		
	-	(RAMB36E1)					Unplace		Ctrl+U		
	_	(RAMB36E1)				Į.	Delete Cells				
snoopvRam	_red_0_28	(RAMB36E1) ~									
		· · · · ·					Figure 1 and 1 and				
							Floorplanning		•		
ell Properties	3	, – – , ×					Floorplanning Select Leaf Cel	l Parents	Þ		
								l Parents	Þ		
snoopyRam_r	eg_0_25	←   ⇒   ✿		×o¥	1		Select Leaf Cel	l Parents	Þ	<u>et y t</u>	
snoopyRam_r	eg_0_25	←   →   � Engine0/usbl		XoY	1		Select Leaf Cel	l Parents	•	<u>et y t</u>	
snoopyRam_r	eg_0_25	←   ⇒   ✿		жо <u>ү</u>	1	•	Select Leaf Cell Fix Cells Unfix Cells Highlight	l Parents	•	<u>(171</u>	
snoopyRam_r ame: arent:	eg_0_25 ust	←   →   � Engine0/usbl		жо <u>т</u>	1	•	Select Leaf Cell Fix Cells Unfix Cells Highlight Unhighlight	I Parents	•		
snoopyRam_n ame: arent: eference nam	eg_0_25 ust e: RA	←   →   ✿ Engine0/usbl usbEngine0/					Select Leaf Cell Fix Cells Unfix Cells Highlight Unhighlight Mark	I Parents	) (trl=Shift=M	<u>CT YI</u>	
snoopyRam_n lame: arent: eference name ype:	eg_0_25 ust e: RAI Blo	←   →   ✿ Engine0/usbl usbEngine0/ MB36E1		<u>×ογ</u>		\$	Select Leaf Cell Fix Cells Unfix Cells Highlight Unhighlight Mark Unmark	l Parents	) Ctrl+Shift+M	41 71 2	
snoopyRam_r ame: arent: eference name ype: EL:	eg_0_25 usk e: RAI Blo	←   →   ◆ Engine0/usbE usbEngine0/ MB36E1 ck Memory RAMB36E1		жоү жоү			Select Leaf Cell Fix Cells Unfix Cells Highlight Unhighlight Mark Unmark. Schematic		F4		
snoopyRam_n lame: arent: eference name ype: EL: te:	eg_0_25 usk e: RAJ Blo @	← → ↓ ↔ Engine0/usbt usbEngine0/ MB36E1 ck Memory RAMB36E1 RAMB36_X0				\$	Select Leaf Cell Fix Cells Unfix Cells Highlight Unhighlight Mark Unmark			<u>¢tyr</u> t	
snoopyRam_r lame: arent: leference name ype: EL: ite: ile:	eg_0_25 - ust e: RAI Blo III IIII IIII	← → ↓ ↔ Engine0/usbE usbEngine0/ MB36E1 ck Memory RAMB36E1 RAMB36_X0 BRAM_L_X6Y				\$	Select Leaf Cell Fix Cells Unfix Cells Highlight Unhighlight Mark Unmark. Schematic		F4		
snoopyRam_r lame: arent: teference name ype: EL: EL: ite: ite: ilock region:	eg_0_25 - ust e: RAJ Blo @ @	← → ↓ ↓ Engine0/usbE usbEngine0/ MB36E1 ck Memory RAMB36E1 RAMB36_X0 <sup>•</sup> BRAM_L_X6Y X0Y1				\$	Select Leaf Cell Fix Cells Unfix Cells Highlight Unhighlight Mark Unmark Schematic Show Connection		F4 Ctrl+T		
snoopyRam_n lame: arent: leference name ype: EL: ite: ite: ile: lock region: lumber of cell	eg_0_25 • usk e: RAA Blo E E E E E E E E E E E E E E E E E E E	← → ↓ ↓ Engine0/usbt usbEngine0/ MB36E1 ck Memory RAMB36E1 RAMB36E1 BRAM_L_X6Y X0Y1 3				\$	Select Leaf Cell Fix Cells Unfix Cells Highlight Unhighlight Mark Unmark Schematic Show Connection Go to Source		F4 Ctrl+T		
snoopyRam_n ame: arent: eference name ype: EL: te: te: ile: lock region: umber of cell	eg_0_25 • usk e: RAA Blo E E E E E E E E E E E E E E E E E E E	← → ↓ ↓ Engine0/usbt usbEngine0/ MB36E1 ck Memory RAMB36E1 RAMB36E1 BRAM_L_X6Y X0Y1 3				\$	Select Leaf Cell Fix Cells Unfix Cells Highlight Unhighlight Mark Unmark Schematic Show Connection Go to Source Select View		F4 Ctrl+T		
snoopyRam_n ame: arent: eference name ype: EL: te: te: ile: lock region: umber of cell umber of nets	eg_0_25 - usk e: RA4 Blo D D D D D D D D D D D D D D D D D D D	← → ♦ Engine0/usbt usbEngine0/ MB36E1 ck Memory RAMB36E1 RAMB36_X0 BRAM_L_X6Y X0Y1 3				\$	Select Leaf Cell Fix Cells Unfix Cells Highlight Unhighlight Mark Unmark Schematic Show Connectiv Go to Source Select View Metric	vity	F4 Ctrl+T		
snoopyRam_r lame: Parent: Reference name Type: IEL: ite: ite: ile: Ilock region: Jumber of cell Jumber of nets	eg_0_25 • usk e: RAA Blo E E E E E E E E E E E E E E E E E E E	← → ↓ ↓ Engine0/usbt usbEngine0/ MB36E1 ck Memory RAMB36E1 RAMB36E1 BRAM_L_X6Y X0Y1 3				\$	Select Leaf Cell Fix Cells Unfix Cells Highlight Unhighlight Mark Unmark Schematic Show Connection Go to Source Select View	vity	F4 Ctrl+T		

Figure 6: Cross Probe Back To Source

Use cross probing to determine which source is involved in netlist gates. Due to the nature of synthesis transforms, it is not possible to cross probe back to source for every gate in the design.





# **Viewing Metrics**

After implementation finishes, you may want to analyze the design to see how it interacts with the device. The Vivado IDE has a number of metrics to help you determine logic and routing usage inside the device. The Metrics color code the device window based on a specified rule. To view a metric, right-click in the Device window, select **Metric**, and then select the metric you would like to view. See the following figure.

Sources Netlist	× ?_		Proje	ct Summ	ary ×	Device ×		? 🗆 🖸
X H		•	+	⇒ ©		XXOI	1 Po 💽	o( ) 🗘
top				JT Utilizat	ion ner C	IB		
> 📄 Nets (1136)				or other	ion per e	20		
> 🗎 Leaf Cells (156)					1			
> 😰 clkgen (clock_ge	enerator)							
> 🔳 cpuEngine (or12	200_top)					1000		
> 😰 fftEngine (fftTop	))							
> 🔳 mgtEngine (mgt	Top)							
> 👔 usbEngine0 (usl	of_top)				<b>BKO</b> Y	1. Same 1		
> 🔳 usbEngine1 (us)	bf_top_0)						-	
> 🔋 wbArbEngine (w	/b_conmax_to	(q			All the			
File Properties	? _ 0	ц×					3	
CLBLM_L_X12Y77	+ +	•						
Q ≚ ♦ €	+ -	>>						
CLASS	tile	^						
COLUMN		34				£ 🖬 🔄 🕾 .		
DEVICE_ID		0						
FIRST_SITE_ID	11	564				P		
GRID_POINT_X		34						
GRID_POINT_Y		127				all an annual		
INDEX	14	893			KOY			
General <b>Propertie</b>	s Cell Pit <	1 ▶ Ξ						
Metric Results							_	
H 🗃								
Name	Туре	Row	Col	Sites	Cells	LUT Util (%)		
CLBLL_L_X20Y2	CLBLL_L	205	54	2	9	100.00		
CLBLL_L_X18Y2	CLBLL_L	205	50	2	9	100.00		
CLBLM_R_X31Y3	CLBLM_R	204	81	2	9	100.00		
CLBLM_R_X29Y3	CLBLM_R	204	76	2	9	100.00		
	CLBLL_L	204	58	2	12	100.00		
<pre>ELBLL_L_X22Y3</pre>		100.0004	1	-	10000			
CLBLL_L_X22Y3	CLBLL_L	204	54	2	8	100.00		

Figure 7: Metrics



# **Metrics Requiring a Placed Design**

Four metrics require a placed design in order to be accurate. They do not require a fully routed design.

- LUT Utilization per CLB: Color codes slices based on placed LUT utilization.
- FF Utilization per CLB: Color codes slices based on placed FF utilization.
- Vertical Routing Congestion per CLB: Color codes the fabric based on a best case estimate of vertical routing usage.
- Horizontal Routing Congestion per CLB: Color codes the fabric based on a best case estimate of horizontal routing usage.

For UltraScale+ and newer architectures:

• Interconnect Congestion Level: Color codes the Interconnect Congestion Level based on a worst case estimate of routing usage over contiguous regions.

# Metrics in a Netlist Design with No Placement

Two metrics are applicable if there are Pblocks. They do not depend on placement:

- LUT Utilization per Pblock: Color codes the Pblock based on an estimate of how the LUTs will be placed into the slices contained in the Pblock.
- FF Utilization per Pblock: Color codes the Pblock based on an estimate of how the FFs will be packed into the slices contained in the Pblock.

More than one rule can be used at a time as shown in the previous figure. Both LUT Utilization per CLB and FF Utilization per CLB are on.

**TIP:** If there are sections of the design with high utilization or high estimates of routing congestion, consider tweaking the RTL or placement constraints to reduce logic and routing utilization in that area.

# **Routing Analysis**

Turn on Routing Resources in the Device window to view the exact routing resources.



Sources Netlist	× ?_0Ľ	Project Summary × Device ×	? 🗆
¥ H	0		
top		Routing Resources	17.58
> 🗁 Nets (1136)			
> 🚞 Leaf Cells (156	6)		
> 👔 clkgen (clock_g	generator)		
> 👔 cpuEngine (or 1	1200_top)		
> 😰 fftEngine (fftTo	(qo		
> 🔳 mgtEngine (mg			
> 🔳 usbEngine0 (u	Service Mildleren		
> 😰 usbEngine1 (u			
> 🔳 wbArbEngine (	(wp_conmax_top)	KOY3 PIEL PPERIOD FRANK FRANK	
		A REAL PROPERTY AND A REAL	
Cell Properties	? _ 🗆 🖒 X		
	AND AND A REPORT		
	AND AND A REPORT	X0Y2	
Cell Properties snoopyRam_reg_O Name:	AND AND A REPORT		
snoopyRam_reg_0	0_25 ←   ⇒   ✿		
i snoopyRam_reg_0 Name:	0_25 ← → Φ usbEngine0/usbEng		
isnoopyRam_reg_0 Name: Parent:	0_25 ← → ¢ usbEngine0/usbEng usbEngine0/us		
snoopyRam_reg_0 Name: Parent: Reference name:	0_25 ← → usbEngine0/usbEng usbEngine0/us RAMB36E1		
SnoopyRam_reg_0 Name: Parent: Reference name: Type:	0_25 ← → usbEngine0/usbEng usbEngine0/usbEng RAMB36E1 Block Memory		
snoopyRam_reg_0 Name: Parent: Reference name: Type: BEL:	D_25 ← → 🔅 usbEngine0/usbEng @ usbEngine0/us RAMB36E1 Block Memory D RAMB36E1		
snoopyRam_reg_0 Name: Parent: Reference name: Type: BEL: Site: Tile:	D_25 ← → usbEngine0/usbEng usbEngine0/usbEng usbEngine0/us RAMB36E1 Block Memory PRAMB36E1 RAMB36_X0Y1 BRAM_L_X6Y7C		
snoopyRam_reg_0 Name: Parent: Reference name: Type: BEL: Site: Tile: Clock region:	D_25 ← → usbEngine0/usbEng usbEngine0/us RAMB36E1 Block Memory RAMB36E1 BRAMB36E1 BRAMB36_XOY1 BRAM_L_X6Y7C m XOY1		
SnoopyRam_reg_O Name: Parent: Reference name: Type: BEL: Site: Tile: Clock region: Number of cell pins	D_25 ← → ♦ usbEngine0/usbEng usbEngine0/us RAMB36E1 Block Memory RAMB36E1 Block Memory RAMB36E1 BRAMB36_X0Y1 BRAM_L_X6Y7C M X0Y1 S: 223		
snoopyRam_reg_0 Name: Parent: Reference name: Type: BEL: Site: Tile: Clock region:	D_25 ← → usbEngine0/usbEng usbEngine0/us RAMB36E1 Block Memory RAMB36E1 BRAMB36E1 BRAMB36_XOY1 BRAM_L_X6Y7C m XOY1		
SnoopyRam_reg_O Name: Parent: Reference name: Type: BEL: Site: Tile: Clock region: Number of cell pins	D_25 ← → ♦ usbEngine0/usbEng usbEngine0/us RAMB36E1 Block Memory RAMB36E1 Block Memory RAMB36E1 BRAMB36_X0Y1 BRAM_L_X6Y7C M X0Y1 S: 223		

## Figure 8: Enable Routing

# **Displaying Routing and Placement**

Routing and placement display in two different ways depending on the zoom level:

- When zoomed out
- At closer zoom levels



 $\bigcirc$ 


**TIP:** The two visualizations of the Device window minimize runtime and memory usage while showing the details of designs of all sizes.

# Displaying Routing and Placement when Zoomed Out

When zoomed out, an abstract view is shown. The abstract view:

- Condenses the routes through the device.
- Shows lines of different thicknesses depending on the number of routes through a particular region.

Placement similarly displays a block for each tile with logic placed in it. The more logic in a tile, the larger the block representing that tile will be.



#### Figure 9: Abstract View

# Displaying Routing and Placement at Closer Zoom Levels

At closer zoom levels, the actual logic cells and routes show.



Sources	Netlist ×	? _ 🗆 🖸	Project Su	mmary × I	Device	×			? 🗆 🖸
품 너		0	$\leftarrow$ $\rightarrow$	0. Q. ;	3 N	0 1	I Po		0
<ul> <li>top</li> <li>in Net:</li> <li>in Leat</li> <li>a clkg</li> <li>a cpu</li> <li>a fftEr</li> <li>a mgt</li> <li>a usb</li> <li>a usb</li> </ul>	s (1136) f Cells (156) jen (clock_gener Engine (or1200 ngine (fftTop) Engine (mgtTop Engine0 (usbf_tt Engine1 (usbf_tt ArbEngine (wb_c	_top) )) op) op_0)							

## Figure 10: Detailed View

# **Viewing Options**

The Device window is customizable to show the device, and design, in a variety of ways. Most of these are controlled through the Device Options slideout.





Sources Netlist >	× ?_□Ľ	Project Summary	× Device ×			?	
¥ H	0	←   ⇒   ⊕,   ⊖,	23   N   O   M	Po 🕘 😋			¢
	_buf_avail_reg_1 ^ _buf_avail_reg_i_				<b></b> ^	Layers   Colors   General C	e ×
	_buf_avail_reg_i_					Q 🗶 🌲	
	_cnt[0]_i_27_n					v Design	
_ dma_out	_cnt[0]_i_37_n.					> 🗸 Cells	
_ dma_out	_cnt[0]_i_47_n.					v 🔳 Nets	
	_cnt[0]_i_57_n.					🖌 📕 Unrouted Net	
_ dma_out	_cnt[4]_i_27_n.~					🖌 📃 Partially Routed Ne	t
	,					Fully Routed Net	
let Properties	? _ 🗆 🖒 X					Conflict Net	
dma_out_buf_avail_r	eg 1 🖛   🔿   »					> Vsed Stub	
			a AN			> V Pblocks	
Name:	usbEngine0/					> V Bundle Nets	
Type:	SIGNAL					✓ ✓ Device	
Route status:	Fully routed					> 🗹 Tiles	
Cell pin count:	1					> 🖌 Switchboxes	
Flat cell pin count:	93					> 🖌 Sites	
Number of ports:	1				R	> Ø BELs	
	· · · · · · · · · · · · · · · · · · ·				SS	> 🖌 I/O Banks	


Figure 11: Device Window Layers

You can enable or disable the graphics for different design and device resources, as well as modify the display colors.





# Navigating in the Device Window



#### Figure 12: Navigating the Device Window

Use the following tools to navigate in the Device window:

- Zoom Controls: Standard Zoom In, Zoom Out, and Zoom Full tools.
- Auto-fit Selection: Automatically zoom and pan to an object selected in any view outside of the device. Autofit Selection is particularly useful for cross probing.
- World View: The World View shows where the currently visible portion of the device is on the overall device. You can move and resize the World View, as well as drag and resize the yellow box to zoom and pan.
- Control Hotkey: Press Ctrl while clicking and dragging to pan the view. Use **Ctrl** and the mouse wheel to zoom in and out at the position of the cursor.

# **Report Design Analysis**

The Design Analysis report provides information on timing path characteristics, design interconnect complexity, and congestion. You can use this information to make design or constraint changes that improve QoR and possibly alleviate routing congestion.



# **Running Report Design Analysis**

You can run Report Design Analysis from the Tcl console or the Vivado<sup>®</sup> IDE. Report Design Analysis generates three categories of reports:

- Timing: reports timing and physical characteristics of timing paths
- Complexity: analyzes the design for routing complexity and LUT distribution
- Congestion: analyzes the design for routing congestion

To run Report Design Analysis in the Vivado IDE, select **Reports**  $\rightarrow$  **Report Design Analysis**.

Equivalent Tcl command: report\_design\_analysis -name design\_analysis\_1

**Note:** There are some Report Design Analysis options that are only available when running the report\_design\_analysis Tcl command. You can use the -name option to view the results of this Tcl command in the GUI.

In the Vivado IDE, the Report Design Analysis dialog box (shown in the following figure) includes the following:

- Results Name Field
- Options Tab
- Advanced Tab
- Timer Settings Tab





	Report Design Analysis	$\odot$
nerate in-de	pth analysis reports of top timing paths and quantify the design complexity.	
Results nam	e: design analysis 1	Ö
Options	Advanced Timer Settings	
✓ Timine		
• All g		
Pa	th delay type: max 🗸	
	ximum number of paths: 10 ‡	
O Spg	cific paths	
Exte	and analysis: show worst path to startpoint and from endpoint for each critical pat	th
🗌 I <u>n</u> cl	ude logic level distribution	
Nu	mber of paths: 1,000 🖕	
	Routes	
Comp	lexity	
	s to analyze (default: top):	
<u>H</u> ier	rarchical depth: 2 🗘	
🗹 Conge	estion	
	mum congestion level: 5 ‡	
command:	report_design_analysis -timing -setup -max_paths 10 -congestion -name design_a	nalysis_1
🖉 Open in a	new ta <u>b</u>	
	ок	Cancel
·	ŬK.	Carreet

## Figure 13: Report Design Analysis Dialog Box

## **Results Name Field**

In the Results Name field at the top of the Report Design Analysis dialog box, specify the name of the graphical window for the report.

Equivalent Tcl option: -name <windowName>

# **Options** Tab

In the Options tab (shown in the previous figure), the following fields are available:

- Timing
- Complexity
- Congestion

## **Timing Field**

The Timing field allows you to report timing and physical characteristics of timing paths.



Equivalent Tcl option: -timing

You have the option to generate reports for all paths or specific timing paths. If you select the All Paths option you can specify the path delay type: max for setup, min for hold or min\_max for setup and hold.

Equivalent Tcl option: -setup/-hold

You can also specify the maximum number of paths per clock group (default is 10).

Equivalent Tcl option: -max\_paths <arg>

When you select the Specific Paths option, analysis is performed on the specified path objects. Click the **Browse** button (on the right) to open a search dialog box to aid in finding path objects. For more information about get\_timing\_paths, refer to this link in the Vivado Design Suite Tcl Command Reference Guide (UG835).

Equivalent Tcl option: -of\_timing\_paths <args>

Select the **Extend Analysis** option to perform an extended analysis for each path of interest by also reporting the worst path to the startpoint and the worst path from the endpoint.

Equivalent Tcl option: -extend

*Note*: When running the Extend Analysis option (Tcl option -extend) for hold path analysis, the tool generates a report showing the setup and hold characteristics of the paths with the same start and endpoints to show if hold fixing is impacting setup timing.

Include logic-level distribution information by selecting that option and specifying the number of paths to be used. If you are also analyzing all paths, the number of paths selected overrides the maximum number of paths per clock group. If you are analyzing specific paths, logic-level distribution information is limited to the specified paths.

```
Equivalent Tcl option: -logic_level_distribution -logic_level_dist_paths
<arg>
```

## **Complexity Field**

The Complexity field allows you to report the complexity of the design netlist which is a measure of the connectivity density throughout the hierarchy. See Complexity Report.

Equivalent Tcl option: -complexity

Select the **Cells to Analyze** option to specify the hierarchical cells to use for the complexity analysis. Click the **Browse** button (on the right) to open a search dialog box to aid in finding cell objects.

```
Equivalent Tcl option: -cells <args>
```



When you select the Hierarchical Depths option, you can select the levels of hierarchy to examine at the top level by default or at the level of the cells specified by the -cells option.

Equivalent Tcl option: -hierarchical\_depth <arg>

## **Congestion Field**

The Congestion field toggles the -congestion Tcl switch ON and OFF.

Select the **Minimum congestion level** option to specify the minimum congestion to show router congestion in the design. The default minimum congestion level is 5 if not specified. The value must be between 3 and 8.

Equivalent Tcl option: -min\_congestion\_level <args>

**Note:** The congestion report is not generated/displayed if there are no router congested regions greater than or equal to the threshold level (-min\_congestion\_level). In that case, re-run the command with a lower threshold (values between 3 and 8).

## Advanced Tab

In the Advanced tab (shown in the following figure), the following fields are available:

- File Output
- Miscellaneous

## **File Output Field**

You can write the results to a file in addition to generating a GUI report by selecting **Export to file** and specifying a file name in the field to the right. Click the **Browse** button to select a different directory.

Equivalent Tcl option: -file <arg>

Select the **Overwrite** option to overwrite an existing file with the new analysis results.

Select **Append** to append the new results.

Equivalent Tcl option: -append

## **Miscellaneous Field**

The Miscellaneous field provides options to ignore command errors and suspend message limits during command execution.

Equivalent Tcl option: -quiet/-verbose



Results name:	design_analysis_1	$\otimes$
Options A	dvanced Timer Settings	
File Output		
<u>W</u> rite	results to file:	-
	● O <u>v</u> erwrite ○ <u>A</u> ppend	
Miscellaneo		
	us	
	us e command errors ( <u>q</u> uiet mode)	
	e command errors ( <u>q</u> uiet mode)	
	e command errors ( <u>q</u> uiet mode)	
	e command errors ( <u>q</u> uiet mode)	
	e command errors ( <u>q</u> uiet mode)	
	e command errors ( <u>q</u> uiet mode)	
	e command errors ( <u>q</u> uiet mode)	
	e command errors ( <u>q</u> uiet mode)	
	e command errors ( <u>q</u> uiet mode)	
Suspe	e command errors ( <u>q</u> uiet mode)	

## Figure 14: Report Design Analysis Dialog Box, Advanced Tab

# Timer Settings Tab

In the timer settings tab (shown in the following figure), the following fields and options are available.

- Interconnect Option
- Speed Grade Option
- Multi-Corner Configuration Field
- Disable Flight Delays Option

#### **Interconnect Option**

You can select the interconnect model to be used in your analysis of timing paths:

• actual: provides the most accurate delays for a routed design.



- estimated: includes an estimate of the interconnect delays based on the placement and connectivity of the design onto the device prior to implementation. Estimated delay can be specified even if the design is fully routed.
- none: includes no interconnect delay in the timing analysis; only the logic delay is applied.

Equivalent Tcl command: set\_delay\_model -interconnect <arg>

For more information about set\_delay\_model, refer to the Vivado Design Suite Tcl Command Reference Guide (UG835).

## **Speed Grade Option**

You can perform analysis on the default speed grade or select a different speed grade for analysis.

Equivalent Tcl command: set\_speed\_grade <arg>

For more information about set\_speed\_grade, refer to the Vivado Design Suite Tcl Command Reference Guide (UG835).

## **Multi-Corner Configuration Field**

You can limit the default four-corner analysis performed by the Vivado timing analysis engine, as appropriate, using the options available in this field.

```
Equivalent Tcl command: config_timing_corners -corner <arg> -delay_type
<arg>
```

For more information about config\_timing\_corners, refer to the Vivado Design Suite Tcl Command Reference Guide (UG835).

## **Disable Flight Delays Option**

You can select this option to disable the addition of package delays to I/O timing calculations.

```
Equivalent Tcl command: config_timing_analysis -disable_flight_delays <arg>
```

For more information about config\_timing\_analysis, refer to the Vivado Design Suite Tcl Command Reference Guide (UG835).



Results na	me: design_ana	alysis_1
Options	Advanced	Timer Settings
Intercor	nnect:	actual (most accurate of routed and estimated delays)
Speed	grade:	-3 (default) 🗸 🗸
Multi-(	Corner Configura	ation
	Corner na	ime Delay type
-	<u>S</u> low	min_max 🗸
	<u>F</u> ast	min_max 🐱

Figure 15: Report Design Analysis, Timer Settings Tab

# **Command Line Only Options**

The following timing options are only available from the Tcl command line and can be used with the -name option to generate a GUI report.

- csv <filename>.csv: Generates a CSV file with timing path options. This can be useful when sorting through a large number of paths.
- -routed\_vs\_estimated: This option reports the estimated versus actual routed delays side-by-side for the same path. Some fields within the Timing Category in the report are prefaced with "Estimated" or "Routed" for comparison.
- -return\_timing\_paths: Returns timing path objects to enable the further analysis of paths of specific logic levels within a specified clock domain. Must be used with both the end\_point\_clock and -logic\_levels options.
- -end\_point\_clock: Used to limit the logic level distribution report section to the timing paths with the specified end point clock.



• -logic\_levels: Can limit the report to the specified logic levels. Can be a single logic level or a range.

The following complexity options are only available from the command line and can be used with the -name option to generate a GUI report.

• -bounding\_boxes <arg>: This option performs the complexity analysis of the specified bounding boxes. For example:

```
-bounding_boxes { "CLE_M_X21Y239:CLEL_R_X28Y254"
"CLEL_R_X18Y171:CLE_M_X26Y186" }
```

*Note*: A space is required between the open bracket `{` and the start of the bounding box, as shown in the previous example.

# **Timing Path Characteristics Report**

The following figure shows example output after running the Report Design Analysis in Timing Mode to show the path characteristics of only the ten worst Setup paths in the design. You can generate the report from the GUI (**Reports > Report Design Analysis**) or using the Tcl command:

```
report_design_analysis -name <arg>
```

**TIP:** To create hold path characteristics, select **Path delay type: min** in the Options tab of the Report Design Analysis dialog box or add -hold to the Tcl command. For more information on Tcl command syntax, see the Vivado Design Suite Tcl Command Reference Guide (UG835).

Figure 16: Example Setup Path Characteristics

Q <u>∓</u> ≑ C	Q 対	🗞 % M	0 5	etup Pat	h Charact	eristics											+
General Information Setup Path Characteristics	Name	Requirement	Path Delay	Logic Delay	Net Delay	Clock Skew	Slack	Clock Relationship	Routes	Logical Path	Start Point Clock	End Point Clock	DSP Block	BRAM	High Fanout	Start Point Pin Primitive	End Point Pir Primitive
Hold Path Characteristics	l Path 1	10	8.968	0.223	8.745	-0.377	0.150	Safely Timed	1	FDRE FDSE	wbClk	phyClk1_1	None	None	10420	FDRE/C	FDSE/S
	1 Path 2	10	8.968	0.223	8.745	-0.377	0.150	Safely Timed	1	FDRE FDSE	wbClk	phyClk1_1	None	None	10420	FDRE/C	FDSE/S
	1, Path 3	10	8.968	0.223	8.745	-0.377	0.150	Safely Timed	1	FDRE FDSE	wbClk	phyClk1_1	None	None	10420	FDRE/C	FDSE/S
	1, Path 4	10	8.97	0.223	8.747	-0.374	0.150	Safely Timed	1	FDRE FDSE	wbClk	phyClk1_1	None	None	10420	FDRE/C	FDSE/S
	L Path 5	10	8.968	0.223	8.745	-0.374	0.152	Safely Timed	1	FDRE FDSE	wbClk	phyClk1_1	None	None	10420	FDRE/C	FDSE/S
	L Path 6	10	8.972	0.223	8.749	-0.37	0.152	Safely Timed	1	FDRE FDSE	wbClk	phyClk1_1	None	None	10420	FDRE/C	FDSE/S

Report Design Analysis can also provide a Logic Level Distribution table for the worst timing paths. The default number of paths analyzed for the Logic Level Distribution table is 1,000 and can be changed in the Report Design Analysis dialog box. The Logic Level Distribution table is not generated by default but can be generated when you select the **Include logic level distribution** in the Report Design Analysis dialog box Options tab. An example of the Logic Level Distribution table is not table is shown in the following figure.



2 ≚ ≑ C .	0.0	Logic Level Dis	tribu	ition										
	40	Logic Level Dis	unpu	nuon										,
General Information Setup Path Characteristics	End Point Clock	Requirement	0	1	3	4	5	11	12	14	15	16		
Logic Level Distribution	cpuClk_3	10.000ns	0	0	0	0	0	73	607	10	2	4	L	
	phyClk0_2	10.000ns	0	3	19	109	0	0	0	0	0	0		
	phyClk1_1	10.000ns	1	11	0	73	0	0	0	0	0	0		
	usbClk	10.000ns	0	1	75	7	5	0	0	0	0	0		

## Figure 17: Example of Logic Level Distribution Report

Logic level distribution GUI has been enhanced to have hyperlinks for the individual bins. By clicking on these hyperlinks you can run <code>report\_design\_analysis</code> or <code>report\_timing</code> on paths or select timing path objects as shown in the following figure.

#### Figure 18: Report Design Analysis on a Selected Path

Q   ¥   ♦   C	Q. 🚺	Logic Level Dis	tribu	itioi	ı										
General Information Setup Path Characteristics	End Point Clock	Requirement	0	1	3	4	5	11	12	14	15	16			
Logic Level Distribution	cpuClk_3	10.000ns	0	C	0	0	0	73	607	10	2		1		
	phyClk0_2	10.000ns	0	3	19	109	0	0	0	0	0		a Da	Report Design Analysis on Timing Paths	
	phyClk1_1	10.000ns	1	11	0	73	0	0	0	0	0		5	Report Timing on Timing Paths	
	usbClk	10.000ns	0	1	75	7	5	0	0	0	0		5	Select Timing Paths	

The command line option -routes can be used with -logic\_level\_distribution to generate a report based on the number of routes instead of the number of logic levels.

#### Figure 19: Example of Logic Level Distribution Report with -routes

Tcl Console Messages	Log Repor	ts Design Ru	ins	P	owe	r	DRC	D	esign	Anal	ysis	×	Methodology Timing	? _ 🗆 🖸
Q   ₹   ≑   C	Q Logic	Level Distributi	on											0
General Information Setup Path Characteristics	End Point Clock	Requirement	1	2	3	4	5	12	13	14	15	16		
Logic Level Distribution	cpuClk_3	10.000ns	0	0	0	0	0	77	613	2	2	2		
-	phyClk0_2	10.000ns	0	3	0	19	109	0	0	0	0	0		
	phyClk1_1	10.000ns	3	9	0	0	73	0	0	0	0	0		
	usbClk	10.000ns	0	1	10	75	2	0	0	0	0	0		
<pre> design_analysis_1 × design_analysis_1 ×</pre>	sign_analysis	_2 ×											-	

The command line options -min\_level and -max\_level can be used with - logic\_level\_distribution to control the bins.



All the paths with logic levels less than  $-min\_level$  are placed in a single bin and all the paths with logic levels greater than  $-max\_level$  are placed in a single bin.

Create an individual bin for each logic level where at least one path exists in between the levels. For example, if a design has paths with logic levels of 0, 1, 3, 4, 5, 11, 12, 14, 15, 16 (see Timing Path Characteristics Report) using <code>-min\_level 3</code> and <code>-max\_level 11</code>, <code>report\_design\_analysis</code> reports using the 0-2, 3, 4, 5, 11, 12+ bins.

Figure 20: Example of Logic Level Distribution Report with -min\_level and -max\_level

¥ ♦ C	Q 0	Logic Level Dis	tributi	on							
General Information Setup Path Characteristics	End Point Clock	Requirement	0-1	3	4	5	11	12+			
Logic Level Distribution	cpuClk_3	10.000ns	0	0	0	0	73	623			
-	phyClk0_2	10.000ns	3	19	109	0	0	0			
	phyClk1_1	10.000ns	12	0	73	0	0	0			
	usbClk	10.000ns	1	75	7	5	0	0			

# Analyzing Specific Paths

Analyzing Specific Paths shows an example report from Report Design Analysis in Timing Mode with specific paths selected.

## Figure 21: Example of Specific Timing Path Characteristics

2 ∓ ≑ C	Q 74		0 5	etup Patl	h Charact	eristics							
General Information Setup Path Characteristics	Name	Requirement	Path Delay	Logic Delay	Net Delay	Clock Skew	Slack	Clock Relationship	Logic Levels	Routes	Logical Path	Start Point Clock	End Point Clock
Hold Path Characteristics	L Path 1	20	9.84	0.266	9.574	-0.335	9.415	Safely Timed	1	1	FDRE LUT6 RAMB36E1	wbClk	wbClk
Logic Level Distribution	l Path 2	20	9.467	0.266	9.2	-0.343	9.780	Safely Timed	1	1	FDRE LUT6 RAMB36E1	wbClk	wbClk
	1, Path 3	20	7.567	0.266	7.301	-0.324	11.699	Safely Timed	1	1	FDRE LUT6 RAMB36E1	wbClk	wbClk
	1, Path 4	20	7.015	2.2	4.815	-0.077	12.626	Safely Timed	7	8	RAMB36E1 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 FDCE	wbClk	wbClk
	L Path 5	20	7.015	2.2	4.815	-0.077	12.626	Safely Timed	7	8	RAMB36E1 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 FDCE	wbClk	wbClk
	L Path 6	20	7.015	2.2	4.815	-0.077	12.626	Safely Timed	7	8	RAMB36E1 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 FDCE	wbClk	wbClk

In this case, the Path Characteristics and the Logic Level Distribution tables (if selected) are limited to the specified path. To specify the paths, click the **Browse** button to the right of the Specific paths selection in the Report Design Analysis dialog box. This opens the Find Timing Paths dialog box (shown in the following figure).



ioose tiiniini	g options for report	
Targets	Options	
Start Poi	-	
Erom:	; clkgen/mmcm_adv_inst/CLKOUT1]]]] 💿 Transition rise/fall 🗸	
Through		
Throu	ıgh: Transition rise/fall ∨ 🕂	
Th <u>r</u> ou	ugh: Transition rise/fall 🗸 🕂	
Th <u>r</u> ou	ugh: Transition rise/fall ∨ +	
Th <u>r</u> oi	ugh: Transition rise/fall ∨ +	
Th <u>r</u> ot	ugh: 🛛 Transition rise/fall 🗸 🕂	
Th <u>r</u> ou	ugh: Transition rise/fall ∨ +	
End Poin	ts	
End Poin Io:	ts	

## Figure 22: Find Timing Paths Dialog Box

# Analyzing the Worst Path along with Preceding and Following Worst Paths

The figure below shows an example report from Report Design Analysis in Timing Mode with the Extend analysis option selected.

Note: The Extend Analysis for All Paths option is currently only available for setup analysis.

The Path Characteristics are reported on the worst setup path along with the worst setup path to the startpoint cell (PrePath) and the worst setup path from the endpoint cell (PostPath). The -extend option incurs higher runtime as several timing analyses are required to collect the characteristics of all reported paths.

Equivalent Tcl Command: report\_design\_analysis -extend



#### Figure 23: Extended Path Characteristics of the Worst Setup Path

etric Results Tcl Console Mess	sages Log Report	s Design Ru	ins Po	wer D	RC De	sign Analy	sis ×	Methodology	Timir	g				? _ [	3 13
2 ≚ ♦ С	Q	🌒 🛯 🖇	6 Exte	nded Setu	up Path C	haracteris	tics								٥
General Information Extended Setup Path Characteristics	Name	Requirement	Path Delay	Logic Delay	Net Delay	Clock Skew	Slack	Clock Relationship	Logic Levels	Routes	Logical Path	Start Point Clock	End Point Clock	DSP Block	в
Extended Hold Path Characteristics	<ul> <li>Path 1 Group</li> </ul>														
Logic Level Distribution	l PrePath 1	10	1.206	0.559	0.647	-1.521	7.072	Safely Timed	1	1	IBUF FDRE	sysClk	wbClk	None	N
	l Path 1	10	8.968	0.223	8.745	-0.377	0.15	Safely Timed	0	1	FDRE FDSE	wbClk	phyClk1_1	None	Ν
	l PostPath 1	10	2.547	0.585	1.962	-0.267	7.056	Safely Timed	5	3	FDSE LUT6 MUXF7 MUXF8 LUT6 LUT6 FDRE	phyClk1_1	usbClk_3	None	N
	<ul> <li>Path 2 Group</li> </ul>														
	1, PrePath 2	10	1.206	0.559	0.647	-1.521	7.072	Safely Timed	1	1	IBUF FDRE	sysClk	wbClk	None	N
	<														>

## Reading and Interpreting Timing Path Characteristics Reports

The path characteristics fall into four main categories: timing, logic, physical, and property. You can find the definition of each characteristics in the command long help.

Tcl Command: report\_design\_analysis -help

Alternatively, you can find the same information in the Vivado Design Suite Tcl Command Reference Guide (UG835).

#### **Category 1: Timing**

• Timing Analysis: The Path Type and Requirement detail the timing analysis type (SETUP or HOLD) along with the timing path requirement. The Slack indicates whether or not the timing path requirement is met based on the timing analysis as dictated by the timing constraints. The Timing Exception indicates if any timing exceptions such as multicycle path or max delay have been applied to the timing path.

Checking the path requirement is often the first step in debugging missing or incorrect timing constraints:

- Paths with setup requirement under 4 ns must be reviewed to verify their validity in the design, especially for clock domain crossing paths.
- Paths with setup requirement under 2 ns are difficult to meet and must be avoided in general, especially for the older architectures.
- In general, when small setup requirements are present, check for missing timing exception constraints and also check the source and destination clock edges. The timing analysis always assumes the smallest positive difference between source and destination clock edges unless overridden by a timing exception constraint.
- Positive hold path requirements need to be reviewed as they are not common and are difficult to meet. When positive hold path requirements are present, check for missing multicycle path constraints for hold analysis that might have only been applied to the path for setup analysis. Also check the relationship between source and destination clocks for correctness.



- Datapath: The Path Delay, Logic Delay, and Net Delay detail the total datapath delay along with its breakdown into delay contribution by logic cells and nets.
  - If the Logic Delay makes up an unusually high proportion of the total datapath delay, for example 50% or higher, it is advised to examine the datapath logic depth and types of cells on the logic path, and possibly modify the RTL or synthesis options to reduce the path depth or use cells with faster delays.
  - If the Net Delay dominates the total path delay for a setup path where the Requirement is reasonable, it is advised to analyze some of the physical characteristics and property characteristics of the path listed in this section. Specific items to look at include the High Fanout and Cumulative Fanout characteristics to understand if some nets of the path have a high fanout that could potentially be causing a placement problem. Also check the Hold Fix Detour characteristic to understand if hold fixing has occurred on the path.
    - **IMPORTANT!** The LUT input pins have different delay characteristics. The physical pins (or site pins) of higher index are faster than the pins of lower index. Be aware of the difference in 7 series and UltraScale device LUT delay reporting. In 7 Series devices, the variable portion of LUT delay is reported as part of the net delay in front of the LUT. In UltraScale devices, the variable portion of LUT delay is reported as logic delay. Therefore, the 7 Series device *Net Delay/Logic Delay* ratio will be larger than the ratio for UltraScale devices.
- Clocks: The Start Point Clock, End Point Clock, Clock Relationship, and Clock Skew detail information regarding the timing path clocks. The Start Point Clock and Endpoint Clock list the respective source clock and destination clock for the timing path.
  - Check that the Clock Relationship is correct and expected. For intra-clock paths or synchronous clock domain crossing paths, the relationship is labeled as "Safely Timed." You must verify that the Requirement and Clock Skew are reasonable. For asynchronous clocks, the relationship is labeled as "No Common Primary Clock", "No Common Period", "No Common Node", or "No Common Phase". Asynchronous clock domain crossing paths must be covered by timing exceptions (check the Timing Exception value).
  - Check that the Clock Skew is reasonable. When analyzing clock skew, check the clock tree structure for cascaded clock buffers. In 7 series devices, check for different clock buffer types for the source and destination clocks. In UltraScale devices, it might be necessary to examine the placement and routing of the clock nets because it depends on logic loads placement. The crossing of a Clock Region boundary or an I/O Column can result in higher clock skew; this is expected.

*Note*: Almost all of the Timing Characteristics provided by <code>report\_design\_analysis</code> are available in a timing report.



## **Category 2: Logic**

- Path: The Start Point Pin Primitive, End Point Pin Primitive, Start Point Pin, End Point Pin, Logic Levels, Logical Path, and Routes provide some basic information about the timing path.
  - The Start Point Pin Primitive and End Point Pin Primitive are the reference pin names of the timing path start point and end point. Check that the Start Point Pin Primitive and End Point Pin Primitive are expected timing path start and endpoints. The Start Point Pin and End Point Pin identify the actual timing path pin startpoints and endpoints that would show in the header of a typical timing report.

Check for endpoint pins such as CLR, PRE, RST, and CE that could potentially be part of highfanout nets for control signals such as asynchronous resets and clock enable signals. Also check the type of cell, because some primitives like block RAMs and DSPs have larger Clockto-Q delay and setup/hold requirements than other cells. Their presence in the path can potentially consume a significant portion of the path timing budget.

• The Logic Levels and Logical Path detail the number of logic levels and the types of primitives in the datapath. Routes indicates the number of routable nets in the datapath. You can use this information to quickly check if a high number of logic levels is mostly due to LUTs or to a mix of LUT/CARRY/MUXF cells. CARRY and MUXF cells are usually connected to nets with dedicated routes that have null or very small delays, while LUT inputs always need to be routed through the fabric.

When the path mostly contains LUTs, it is also important to check their size. Try to understand why there are several smaller LUTs (non-LUT6) that are chained and what prevents synthesis from targeting LUT6 only, which can reduce the logic levels. There can be properties like KEEP/DONT\_TOUCH/MARK\_DEBUG or mid-to-high fanout nets in the path that also impact mapping efficiency.

Based on the outcome of your analysis, you can either modify the RTL source, add/modify attributes in the RTL, or use different synthesis settings to reduce the number of LUTs on the path. Also, you can use the option <code>-remap</code> of the <code>opt\_design</code> command to re-optimize LUT mapping and possibly eliminate some smaller LUTs.

• Cells: Presence of DSP block(s) and BRAM(s) in the datapath. Timing is more difficult to meet on paths from RAMBs or DSPs with no output registers and with several logic levels. You should consider modifying your design to use the RAMB or DSP output registers if these paths are having difficulty meeting the timing requirements.

## **Category 3: Physical**

• Architectural Boundary Crossings: The IO Crossings and SLR Crossings identify whether the path is crossing architectural resources such as IO Columns or SLR boundaries.

The crossing of many architectural columns does not always represent a problem. Check for high net delay or large skew in conjunction with the crossing of many architectural columns. If many architectural column crossings appear to be the cause of timing issues across multiple implementation runs for a particular module, consider minimal floorplanning using Pblocks to reduce the crossings of the architectural column(s) or SLR boundary.



- Path Placement Restrictions: Pblocks: Excessive floorplanning can sometimes prevent the tool from achieving the optimal results. Paths that cross multiple Pblocks can sometimes experience timing issues.
  - If the path crosses multiple Pblocks, examine the location of the Pblocks and the impact on the timing path placement.
  - If the Pblocks are adjacent, consider creating a single Pblock that is a super-set of each individual Pblock. This could potentially improve timing by being less restrictive on the placer.

If physical requirements dictate that the Pblocks are placed far apart, consider pipelining between the Pblocks to help meet timing requirements.

- Placement Box: Bounding Box Size, Clock Region Distance, Combined LUT Pairs: If the Bounding Box Size or Clock Region Distance of the timing path is too large, try using directives in place\_design. In UltraScale devices, be especially aware of the Clock Region Distance and its possible impact on timing path Clock Skew.
- Net Fanout and Detour:
  - High Fanout shows the highest fanout of all nets in the datapath, and Cumulative Fanout corresponds to the sum of all datapath net fanouts.

If High Fanout and Cumulative Fanout are large, the timing violations are very likely due to the fanout impact on routing and net delay.

If physical optimization was run and did not reduce the fanout, check for MARK\_DEBUG and DONT\_TOUCH constraints preventing replication.

If replication is desired on the net prior to implementation, you can use the MAX\_FANOUT constraint in synthesis, either inside the RTL or in an XDC file. Due to reliance on placement for good timing for high fanout nets, it is usually not recommended to have synthesis perform replication and it is best to rely on post-placement physical optimization (phys\_opt\_design) for replication. You can also increase the physical optimization effort to also optimize paths with a small positive slack by using different directives such as Explore, AggressiveExplore, or AggressiveFanoutOpt.

If fanout reduction is desired on a specific net during implementation, you can force the
replication using the command: phy\_opt\_design \_force\_replication\_on\_nets
<netName>

• When the Hold Fix Detour is asserted, the routing on the datapath is delayed to meet the path hold time requirement. If the path is failing setup, check for excessive skew between the source and destination clocks. Check also for proper timing constraints between the source and destination clocks in case the hold path requirement is positive (it should be zero or negative in most common cases).

**Note:** The HOLD\_DETOUR attribute is set during specific hold fixing stages in the router. Other phases might have an impact on hold timing but the property will not be set; for example, if there is a routing detour due to congestion.



#### **Category 4: Property**

- LUT Combining: Combined LUT Pairs indicates that there are combined LUT pairs present in the path. While combining LUT pairs can reduce logic utilization, it can also restrict the placement solutions and can create congestion due to high pin density. If LUT combining appears to be an issue in the design, it is recommended to disable LUT combining in synthesis by using the -no\_lc option.
- Optimization Blocking: Mark Debug and Dont Touch can quickly identify whether there are any nets or cells in the path that the tool is not allowed optimize.
  - The default behavior of setting the MARK\_DEBUG property is to also to set the DONT\_TOUCH property. Consider setting DONT\_TOUCH to FALSE to allow for optimization.
  - DONT\_TOUCH disables optimizations such as cell or net replication. Evaluate the need for DONT\_TOUCH constraints and remove them if possible. When a net enters a hierarchical cell with DONT\_TOUCH, the portion of the net inside the hierarchical cell cannot be replicated. If DONT\_TOUCH is used to prevent logic trimming, check the design for correctness. One simple example would be logic removed due to unconnected outputs.
- Fixed Placement and Routing: The Fixed Loc, Fixed Route can quickly identify whether there are any fixed placement or fixed routing constraints that might be impacting the timing path slack.
  - Using cell location constraints can help stabilizing QoR for a difficult design. If timing can no longer be met after modifying the design, you can try removing the placement constraints to give more flexibility to the placer.
  - Having fixed routes prevents the router from optimizing the net delays to meet timing. A timing path with locked routing usually shares nets with other paths that can be negatively impacted by this constraint. Use fixed routes only when necessary and when it does not affect interacting paths. Always be aware that changes to other physical constraints such as Pblocks might require the fixed cell locations or fixed routes to also be updated.

#### **Category 5: Dynamic Function eXchange Designs**


For Dynamic Function eXchange (DFX) designs, each cell in the logical path is prefixed to identify the cell as belonging to a reconfigurable partition (RP#:), or to the static region of the design (S:).

- **DFX Path Type:** Specifies the path as being completely in the static region, completely in a reconfigurable partition (RP), or as crossing the boundary between regions. The delay elements for the timing path are also broken down between the regions.
- **DFX Boundary Nets:** Reports the number of times a timing path crosses between either a static and reconfigurable module (RM) or between two RMs in the netlist.
- **Boundary Fanout:** Reports the fanout of a boundary path at the PPLOC to its downstream loads.



### Design QoR Summary

The command line option -qor\_summary can be used to generate a QoR summary for each step of the flow. This option is only available from the Tcl console.



The summary report can also be generated in JSON format. It is the only section of this report that can be output in this format, but it offers an easier way to parse some key design metrics.

report\_design\_analysis -qor\_summary -json <json filename>

## **Complexity Report**

The complexity report shows the Rent Exponent, Average Fanout, and distribution of the types of leaf cells of the top-level design and/or of hierarchical cells that contain more than 1000 leaf cells. The Rent exponent is the relationship between the number of ports and the number of cells of a netlist partition when recursively partitioning the design with a min-cut algorithm. It is computed with similar algorithms as the ones used by the placer during global placement. Therefore it can provide a good indication of the challenges seen by the placer, especially when the hierarchy of the design matches well the physical partitions found during global placement.

The Rent Exponent is defined by the Rent's rule:

ports = constant x cells<sup>Rent</sup>

log(ports) = Rent x log(cells) + constant

A design with higher Rent exponent corresponds to a design where the groups of highly connected logic also have strong connectivity with other groups. This usually translates into a higher utilization of global routing resources and an increased routing complexity. The Rent exponent provided in this report is computed on the unplaced and unrouted netlist.

After placement, the Rent exponent of the same design can differ as it is based on physical partitions instead of logical partitions. The post-placement Rent exponent is not reported by the Report Design Analysis command as it is recommended to analyze the congestion reports once the design is placed instead.



Report Design Analysis runs in Complexity Mode when you do either of the following:

- Check the Complexity option in the Report Design Analysis dialog box Options tab.
- Execute the <code>report\_design\_analysis</code> Tcl command and use any of the options shown in the following table.

#### Table 1: Options that Run Report Design Analysis in Complexity Mode

Tcl Option	Description
-complexity	Must be specified to run the report design analysis in Complexity Mode.
-cells <arg></arg>	Specifies the hierarchical cells to use when analyzing the complexity.
-hierarchical_depth <arg></arg>	The levels of hierarchy to examine at the top level by default or at the level of the cells specified by the $-cells$ option.

### Analyzing the Design Complexity at the Top Level

The following figure shows an example report from Report Design Analysis in Complexity Mode that reports up to one level of hierarchy from the top module.

#### Tcl Command:

```
report_design_analysis -complexity -hierarchical_depth 1
```

#### Figure 25: Complexity Analysis at the Top Level and Hierarchical Depth of 1

cl Console Messages Lo	g Reports Design Runs Por	ver DRC	Design	Analysis	× Method	lology	Timing								? _ [	1 12
Q <u>∓</u> ≑ C	Q ≚ ♦ 14 ⊗ %	Complexity	Characte	ristics												0
General Information Instance Complexity Characteristics		Module	Rent	Average Fanout	Total Instances	LUT1	LUT2	LUT3	LUT4	LUT5	LUT6	Memory LUT	DSP	RAMB	MUXF	
	🗸 🛐 top	top	0.6	3.25	39498	724	3816	3442	3251	3798	6405	17	68	117	1095	
	cpuEngine (or1200_top)	or1200_top	0.63	3.31	10555	130	767	849	755	1075	2622	0	4	29	347	
	fftEngine (fftTop)	fftTop	0.61	2.31	3679	50	1425	88	179	110	243	1	64	16	0	
	mgtEngine (mgtTop)	mgtTop	_^	2.23	1150	48	32	177	57	73	104	0	0	0	0	
	usbEngine0 (usbf_top)	usbf_top	0.62	3.12	11568	248	785	1153	1127	1173	1671	8	0	36	350	
	usbEngine1 (usbf_top_0)	usbf_top_0	0.62	3.12	11568	248	785	1153	1127	1173	1671	8	0	36	350	

### Reading and Interpreting a Complexity Report

The Complexity Characteristics table from the previous example shows the Rent exponent and average fanout for each level of hierarchy below the top level. The typical ranges to consider when reviewing these metrics are the following:

- Rent exponent:
  - Between 0.0 and 0.65: The complexity is considered low to normal and does not highlight any potential problems.
  - Between 0.65 and 0.85: The complexity is considered high, especially when the total number of instances is above 25k.



- Above 0.85: The complexity is very high, and if the number of instances is also high, the design can potentially fail during implementation.
- Average fanout:
  - Below 4: It is considered normal.
  - Between 4 and 5: The implementation tools can show difficulty to place the design without congestion. In the case of a SSI device, if the total number of instances is above 100k, the placer can have problems finding a placement solution that fits in 1 SLR or that is spread over 2 SLRs.
  - Above 5: The design can potentially fail during implementation.

You must treat high Rent exponents and/or high average fanouts for larger modules with higher importance. Smaller modules, especially under 10k total instances, can have higher Rent exponent and average fanout, and yet be simple to place and route successfully. For this reason, the Total Instances column must always be reviewed along with the Rent exponent and average fanout.

The complexity characteristics might not always predict routing congestion. Other factors such as I/O location constraints, floorplanning, and macro primitive location in the target device can limit the placement solution space and introduce congestion. The effect of such constraints is better analyzed by the congestion reports available after placement.

Other items to consider when interpreting the Complexity Characteristics table:

- A higher percentage of LUT6s in a module usually increases the average fanout and potentially the Rent exponent.
- A high number of RAMB and DSPs can increase the Rent exponent because these primitives have a large amount of connectivity.
- The hierarchical instances with higher Rent exponents or higher average fanouts are not always a problem because the placer operates on a flat netlist and can break these instances into easier groups of logic to place. This report provides an indication of where a netlist problem can possibly exist if a module stands out clearly.

When a large module exhibits a high Rent exponent and/or average fanout that is causing congestion and timing issues, consider the following actions:

- Reduce the connectivity of the module. Preserving the hierarchy to prevent cross-boundary optimization in synthesis can reduce the use of LUT6s and consequently reduce the netlist density.
- Try to disable LUT combining in synthesis.
- Use a Congestion Strategy during Implementation or SpreadLogic placement directive that can potentially help to relieve congestion. If the design is targeting an SSI Device, consider trying several SSI placement directives.



• Use simple floorplanning at the SLR level for SSI devices, or at the clock region level in general, to keep congested groups of logic separate, or to guide global placement towards a solution similar to a previously found good placement.

## **Congestion Report**

The Congestion reports show the congested areas of the device and the name of design modules present in these areas. Congestion can potentially lead to timing closure issues if the critical paths are placed inside or next to a congested area.

### Analyzing the Design Congestion

To run Report Design Analysis in Congestion Mode, the Congestion option must be specified in the Options tab of the Report Design Analysis dialog box, and the design must be placed and/or routed. Running Report Design Analysis with Congestion Mode on an unplaced design results in nothing being reported.

Report Design Analysis produces three congestion tables:

- Placer Final Congestion Reporting
- Router Initial Congestion Reporting
- SLR Net Crossing Reporting

### **Maximum Congestion Reports**

These tables report all the windows with the same maximum congestion level seen in a particular direction. The columns are defined as follows:

- Direction: The direction of the congested routing resources (North, South, West, or East).
- Congestion Level: The maximum congestion level in CLB tiles.
- Congestion: Indicates the estimated routing resource utilization in the defined window. This value can be greater than 100%.
- Congestion Window: Indicates the bounding CLB tiles where the congestion for the identified Direction is present. The CLB coordinates correspond to the lower left and upper right corners of the window.

**TIP:** The Congestion Window column is only available in the text report. In the GUI report, you can select the congestion window, which highlights the congested area in the Device window.

• Cell Names: Indicates the parent instance that contains the hierarchical cells involved in the Congestion Window, up to the three largest contributors along with their contribution percentage.

**TIP:** In the GUI report, you can select the hyperlinked cell names to highlight the respective leaf cells in the congestion window.



- Avg LUT Input: This is the average LUT inputs of the LUTs in the Window.
- COMBINED LUTs %: Indicates the percentage of LUTs combined in the window.
- LUT usage %: The percentage of LUT utilization in the Window.
- LUTRAM usage %: The percentage of LUTRAM utilization in the Window.
- Flop usage %: The percentage of FD (including LD) utilization in the Window.
- MUX usage %: The percentage of MUXF utilization in the Window.
- RAMB usage %: The percentage of RAMB utilization in the Window.
- URAM usage %: The percentage of URAM utilization in the Window.
- DSP usage %: The percentage of DSP utilization in the Window.
- CARRY usage %: The percentage of CARRY utilization in the Window.
- SRL usage %: The percentage of SRL utilization in the Window.

#### **Placer Final Congestion Reporting**

When analyzing the Placer Final Congestion Reporting Table of your design for Congestion and Timing QoR, look for the following:

- If a high level of LUT usage exists, examine the instances that have a high percentage of LUT6s in the Complexity report.
- In case of high RAMB or DSP utilization in the congested area, check for Pblock constraints that might be limiting the available placement area of the reported modules. Use various targeted placement directives to relieve congestion such as the BlockPlacement or SpreadLogic directives. In some cases, it might be beneficial to reuse the RAMB or DSP placement from a previous run that showed low congestion and resulted in good Timing QoR.

The following figure shows an example of the Placer Final Congestion Reporting table. Using this report, you can examine areas of the device defined by the Congestion window along with the modules residing in that window. The resource usage percentages gives an indication of the types of resources located in the congested area.

Q. <u>∓</u> ♦ C	• Q, 📫 🚳	Placer F	inal														1
General Information Congestion Placer Final	Window	Direction	Level	Congestion	Cell Name Top Cell 1	Top Cell 3	Combined LUTs	Avg LUT Input	LUT	LUTRAM	Flop	MUXF	RAMB	URAM	DSP	CARRY	SRL
SLR Net Crossing	Window 1	North	6	108%	pfm_top_i,		0%	3.381	66%	8%	45%	1%	79%	0%	0%	3%	19
Router Initial Congestion	Window 2	East	5	107%	pfm_top_i,		0%	3.357	68%	3%	48%	4%	85%	0%	0%	4%	9
	Window 3	South	6	106%	pfm_top_i,		0%	2.983	57%	15%	43%	0%	82%	0%	0%	9%	1
	Window 4	West	4	113%	pfm_top_i,		34%	1.52	28%	40%	63%	0%	100%	NA	0%	2%	6

#### Figure 26: Example Placer Final Congestion Reporting Table



#### **Router Initial Congestion Reporting**

Router Initial Congestion (named Initial Estimated Router Congestion for 7 series FPGAs) is only available when the router has been run. It shows the routing congestion initially faced by the router during the early stages of routing.

Figure 27: Example of Router Initial Congestion Reporting Table

Q ₹ ♦ C	ፋ 🔍 🞽 💩 Router Initial Congestion													•
General Information Congestion Placer Final	Window	Direction	Type	Level	Combined LUTs	Avg LUT Input	LUT	LUTRAM	Flop	MUXF	RAMB	URAM	DSP	CARF
SLR Net Crossing	INT_X34Y104->INT_X41Y215 (CLEM_X34Y104->CLEL_R_X41Y215)	South	Global	5	25%	4.09	83%	2%	57%	1%	13%	NA	0%	14
Router Initial Congestion	INT_X32Y419->INT_X63Y482 (BRAM_X32Y415->CLEL_R_X63Y482)	North	Long	6 💼	18%	3.75	80%	12%	43%	0%	23%	0%	5%	1
	INT_X48Y419->INT_X63Y546 (CLEM_X48Y419->CLEL_R_X63Y546)	North	Long	6	24%	3.62	82%	6%	46%	4%	38%	0%	1%	2
	INT_X36Y369->INT_X67Y464 (CMT_L_X36Y360->CLEL_R_X67Y464)	South	Long	6	17%	3.59	80%	6%	43%	1%	10%	0%	0%	5

When the congestion level is 5 or higher, report\_design\_analysis generates a congestion table that provides details about the nature of congestion and region(s) associated with the highest congestion in a particular direction and type.

- Global congestion is estimated similar to placer congestion and is based on all types of interconnects.
- Long congestion only considers long interconnect utilization for a given direction.
- Short congestion considers all other interconnect utilization for a given direction.

Any congestion area greater than 32x32 (level 5) is likely to impact QoR and routability. Congestion on long interconnects increases usage of short interconnects and results in longer routed delays. Congestion on short interconnects usually induces longer runtimes and if their window size is big, it is also likely to cause QoR degradation.

When analyzing the Router Initial Congestion table, look for the following:


- If the congestion level is greater than 6, the design is unlikely to meet timing and might fail during routing.
- If the congestion level is 4 or 5, then identify the module(s) located in the congested area(s). You can apply a congestion alleviation technique on these modules or rerun the placer with different directives, such as \*SpreadLogic\*.
- If the congestion level is 3 or less, the congestion is probably not a cause for concern unless the design has a very tight timing budget.

The previous figure illustrates an example of the Router Initial Congestion, where regions with congestion level 5 or more are reported. To generate a congestion report with a lower congestion threshold, use the switch <code>-min\_congestion\_level</code>. The default minimum congestion level is 5. The values must be between 3 and 8.



In addition to the region where the design has maximum congestion in a given direction and type, the congestion report also contains additional regions with the maximum congestion level in that given direction and type (if any). These regions can have some amount of overlap or they can be present in different regions of the device.

The following figure illustrates an example of where the design has a congestion level 6 for North (Direction) Long (Type) in more than one region.



#### Figure 28: Example of Router Initial Congestion Reporting Table

### SLR Net Crossing Reporting

The SLR Net Crossing Reporting is only applicable to SSI Devices and reports the number of nets contained in a module that cross the SLR boundaries. For each module, the table provides further details of which SLRs are crossed by the nets. The following figure shows an example of the SLR Net Crossing Reporting table.

**Note:** When a net has loads in multiple SLRs, it is only counted once for the furthest cut. For example, a net driven from SLR0 to loads in SLR1, SLR2, and SLR3 is only counted once under the 0-3 cuts, with SLR3 being the "furthest fanout" from SLR0. This counting method enables to sum the number of nets under each column (0-1 Cuts, 1-2 Cuts, and so on) to match to total number of nets crossing, as each net is only counted once.



Console Messages	Find Results Timing Design Analysis x					? _ 🗆 🖸
	🔍 🤰 🧇 SLR Net Crossing					0
General Information	Cell Names	Number of Nets crossing SLR	0 - 1 Cuts	0 - 2 Cuts	1 - 2 Cuts	
Placer Final	I pfm_top_i (pfm_top)	5626	1644	26	3956	
SLR Net Crossing	memory_subsystem (pfm_dynamic_memory_subsystem_0)	3	0	0	3	
Router Initial Congestic	inst (pfm_dynamic_memory_subsystem_0_bd_d216)	72	36	36	0	
	interconnect_DDR4_MEM02 (bd_d216_interconnect_DDR4_MEM02_0)	79	0	0	79	

Figure 29: Example SLR Net Crossing Reporting Table

When analyzing the SLR Net Crossing Reporting Table of your design for Congestion and Timing QoR, look for the following:

- 1. When using SSI Devices, the SSI placement directives can be beneficial for both timing and congestion.
- 2. If a particular module that is crossing SLRs is consistently experiencing timing issues across multiple implementation runs using various placement directives, attempt light Pblocking to constrain the module to a single SLR.

# **Report QoR Assessment**

The report\_qor\_assessment command generates a text report which provides:

- An assessment score that is indicative of how likely your design is to meet performance targets
- Flow guidance on the recommended next steps
- A summary of utilization and performance metrics
- A summary on methodology checks critical to QoR
- Information on the availability of ML strategies

## **Overall Assessment Summary**

The summary contains both the QoR Assessment Score and Flow Guidance information.



The assessment score predicts how likely the design is to achieve timing goals at the given point in the implementation flow. The earlier in the flow you run the command, the greater the benefit. There is a small compromise on accuracy but the score should not be greater than one away from the final post-route score. It is generated by analyzing a complex set of design metrics in areas such as UltraFast methodology, device utilization, control sets, clocking, setup slack, and hold slack. In addition, device-specific characteristics are also considered. The scoring range is from 1 to 5. When the score is less than 5, use report\_qor\_suggestions to improve the score.

Score details are provided in the following table:

Score	Meaning
1	Design is unlikely to complete the implementation flow
2	Design will complete the implementation flow but will not meet timing
3	Design is unlikely to meet timing
4	Design may meet timing
5	Design will easily meet timing

#### Table 2: Report QoR Assessment Scoring

Flow guidance is part of the Overall Assessment Summary. It dynamically updates depending on the current status of the design. It provides information about:

- Whether you need to address methodology issues
- Whether the design improves using QoR Suggestions
- Whether to use ML strategies or Incremental Compile

The following figure shows an example design with a QoR Assessment Score of 2.

#### Figure 30: Overall Assessment Summary

1. Overall Assessment S	ummary
+	++
QoR Assessment Score	2 - Implementation may complete. Timing will not meet
+   Flow Guidance	++   Review methodology warnings and fix or waive them

### **QoR Assessment Details**

The QoR Assessment Details table, shown in the following figure, gives a convenient design overview that highlights issues in the following areas that form the basis of the RQA score.

- Utilization
- Clocking



• Congestion

2. QoR Assessment Details

• Timing

Name	1	Threshold	1	Actual	1	Used	1	Available	1	Status	
Utilization	1		1		i		i		1		
Registers	1	50.00	T	54.11	1	358915	I	663360	1	REVIEW	
LUTS	1	70.00	1	82.35	1	273131	I	331680	1	REVIEW	
RAMBs	1	80.00	T	86.48	1	934	I	1080	1	REVIEW	
Control Sets	1	7.50	1	13.11	1	10870	I	82920	1	REVIEW	
Clocking	1		T		1		I		1		
Setup Skew	1	-0.350	1	-3.150	1	-	I	-	1	REVIEW	
Congestion	1		T		1		I		1	OK	
Timing	1		1		1		I		1		
WNS	1	0.000	T	-2.107	1	-	I	-	1	REVIEW	
TNS	1	0.000	1	-2.616	1	-	1	-	1	REVIEW	

#### Figure 31: QoR Assessment Details

The table shows design characteristics broken into four categories. Each category is marked OK when there are no sub-items marked REVIEW. When sub-items are marked REVIEW, the failing item is displayed with its threshold and current value. The thresholds are not hard limits and can be exceeded, but going over these limits can make timing closure difficult. Pay particular attention when thresholds are significantly exceeded or when many categories are exceeding their thresholds.

Utilization checks are performed on the whole device, at the SLR level and the Pblock level. Running report\_qor\_suggestions can help reduce utilization.

Clocking shows whether there is high clock skew on setup or hold paths. Running report\_gor\_suggestions gives more information on the paths that are impacted by suboptimal clocking, and in some cases can give automated fixes.

Congestion looks into the netlist for profiles that can contribute to routing congestion. Congested region information is not available before placement but some netlist items are available. You might wish to evaluate congestion by running place and route before fixing these items. They do not contribute to the RQA score before the design is placed. Run report\_qor\_suggestions to generate suggestions that reduce congestion targeted at cells in the congested area.

Timing looks at the 100 worst case paths per clock group. It will look at:

• WNS, TNS, WHS, and THS to determine whether it is likely the design can close timing.



- Net budget checks: for routable nets, a conservative net delay is added instead of the estimated delay.
- LUT budge checks: for LUTs, the delay is swapped for a conservative LUT delay instead of using the estimated delay.

The timing estimates by default give an ideal route estimate when estimating timing. As you progress through the tools, in many cases it is not possible to have every path with ideal routing. LUT and net budget checks allow an estimate that is less than ideal. When paths exceed the slack, these paths should be resolved to reduce the number of issues seen later in the design flow. Generate a CSV file to see more information on these paths.

## **Methodology Checks**

A limited number of methodology checks (from report\_methodology) are run to ensure that a stable foundation is in place for QoR suggestions to be effective. If methodology checks are already generated, the cached results will be reused unless there are changes in the design. If methodology checks are required to be run, this will result in an increase in run time. This can be disabled using the -no\_methodology\_checks switch.

## **ML Strategy Availability**

There are two main reasons why ML strategies might not be generated by report\_qor\_suggestions:

- 1. The required implementation flow has not been run.
- 2. The algorithm has failed to find a strategy that improves the design's QoR.

You can address the first point by examining the ML Strategy Availability table. An example is shown here:

4. ML Strategy Availability		
+	+   Value +	+   Status
opt_design directive   place_design directive   phys_opt_design directive   route_design directive	Default   Explore   Explore   Explore	OK   OK   OK

#### Figure 32: ML Strategy Availability

This checks off each required implementation step. The requirements are:

• opt\_design must be run with directive Explore or Default



- $_{\circ}$   $\,$  More than one call to  ${\tt opt_design}$  is allowed but the final call must meet the previous condition
- The remaining implementation directives must be either all set to Default or all set to Explore
  - Mix and match of these implementation steps is not permitted
  - o phys\_opt\_design must be enabled
- The design must be routed

For the second item when no solution is found, it is not possible to predict this without running the algorithm.

### **Command Options**

- -csv <csv filename>: Generates a CSV file that details the timing paths driving the items marked REVIEW in the Assessment Details table. The CSV allows easy navigation of many timing paths and has a high level of detail for each path. It is particularly useful for examining LUT and Net Budget check failures.
- -exclude\_methodology\_checks: By default, methodology checks are run (or, if the command has been run previously, they are captured from the internal cache). This option allows methodology checks to be completely omitted. It offers a compile time saving when the command has not been run before. Because methodology checks are largely static throughout the implementation run, it is recommended to use this option when calling report\_qor\_assessment at multiple stages of the implementation run.
- -max\_paths <integer>: This option changes the number of timing paths per clock group that report\_qor\_assessment uses to make the QoR assessment. The default value is 100.

## **Report QoR Suggestions**

The report\_qor\_suggestions command is the principal command used when working with suggestion objects. Suggestion objects are used to improve the ability of a design to meet timing by adding switches to commands such as opt\_design, properties to design objects such as cells and nets, and full implementation strategies. report\_qor\_suggestions generates a report in either the Vivado<sup>®</sup> IDE or a text based report. It can be used for both:


- Generating and viewing new suggestions on the current design in memory
- Viewing existing suggestions that have been read in using the <code>read\_qor\_suggestions</code> command

The report\_qor\_suggestions command can be run on a design loaded in memory at any time after synthesis. The suggestion objects generated consider many design characteristics and generate suggestions in the following categories:



- Clocking
- XDC
- Utilization
- Congestion
- Timing
- Strategies

The generated suggestions must then be fed back into the flow to take effect. Design stages are typically required to be rerun, as is shown in the following figure:



#### Figure 33: Suggestion Flow

Prior to generating new suggestions, a design must be loaded into memory.

report\_qor\_suggestions can be run at any stage of the flow after synthesis. The returned suggestions are ordered based on importance, with the most important listed at the top of the report.



It only reports suggestions required to improve the QoR of the design. Sometimes placement or routing information is required before a suggestion can be issued. In addition, there are restrictions to ensure only suggestions that contain necessary design changes are generated.


- Clocking suggestions generally need to be generated after placement, but there are some exceptions to this when accurate information is available before placement. With a few exceptions, they require a failing timing path.
- Timing suggestions are generated by examining the top 100 failing timing paths per clock group.
- Utilization suggestions are generated when it judges that the resource targeted by the suggestion is overused and does not result in an increase of a critical resource. These can be reported at any design stage.
- Congestion is only reported after placement. If a design is routed and timing is met, it does not report congestion suggestions as it is proven these are not having an impact on timing closure.
- Strategies, the final category, contains implementation strategies. These are generated using machine learning algorithms that analyze many design characteristics. The flow when using these objects is slightly different to that described above and is outlined in more detail later in this chapter.

## **Executing Suggestions**

Suggestions are executed in the suggestion run when the following criteria are met:

- The suggestion is ENABLED.
- The APPLICABLE\_FOR stage must be run.
- The suggestion must be AUTO.

When a suggestion is executed, the APPLIED setting updates as is shown in the following figure:



#### Figure 34: Suggestion Execution



In the implementation flow, if a property contained in a suggestion is not applied correctly to the associated cell or net, FAILED\_TO\_APPLY will be set to 1. If a suggestion is partially applied, a new suggestion will be generated and the suggestion will be broken out into suggestions that have been applied and and those that failed to apply.

**Note:** FAILED\_TO\_APPLY will not be set if the implementation tools reject the property later in the flow. FAILED\_TO\_APPLY is set only when the given property cannot be applied to the object. The application of the property is not tracked.

Suggestions can be executed in the same run as they were generated in if the APPICABLE\_FOR stage is after the stage they were generated at. To do this, you must manually enable the suggestion first.

set\_property ENABLED 1 [get\_qor\_suggestions <SuggID>]

When using this method, you must remember to write this suggestion to the RQS file when the run is complete to use this moving forward.

## **Other Related Commands**

There are five related commands when working with QoR suggestion objects:

#### Table 3: Other Related Commands

Command	Function
report_qor_suggestions	Generates new suggestions Reports on existing suggestions
write_qor_suggestions	Writes suggestion objects to a file. Suggestions are ENABLED automatically during this process
read_qor_suggestions	Reads suggestion objects from a file
get_qor_suggestions	Returns QoR suggestion objects
delete_qor_suggestions	Removes QoR suggestions from memory

## **Generating the QoR Suggestion Report**

The report\_qor\_suggestions command can be run from the Vivado<sup>®</sup> IDE using the **Reports**  $\rightarrow$  **Report QoR Suggestions** pulldown menu.



A Report QoR Suggestions	×
Report design and tool option changes to improve the quality or results (QoR)	of 🔥
Number of paths for suggestion analysis:	100 🌲
Export to file:	
ОК	Cancel

Figure 35: Report QoR Suggestions Dialog Box

When running in the Vivado IDE, the report\_qor\_suggestions command generates new suggestions and reports on existing suggestions.

The equivalent command at the Tcl console is as follows:

report\_qor\_suggestions -name qor\_suggestions\_1

To change the timing path limit from the default of 100, change the Number of paths for suggestion analysis shown in the dialog box. The equivalent Tcl command uses the  $-max_paths < N >$  switch, where N is an integer:

report\_qor\_suggestions -max\_paths <N>  $\$ 

## **The QoR Suggestion Report**

The report is separated into two parts: the QoR Assessment Report and the QoR Suggestions Report. For details on the QoR Assessment Report, refer to Report QoR Assessment. The QoR Suggestions section is further divided into suggestions and details. The following table shows an example of the report generated:

QoR Suggestions							_ D 2 X
Q   X   ♦   ←   *	Q, 🔮 🖨 GEN	ERATI	ED				
General	ID		GENERATED_AT	APPLICABLE_FOR	SOURCE	AUTOMATIC	DESCRIPTION
V RQS Summary	~ XDC						
GENERATED	RQS_XDC-1	$\checkmark$	opt_design	synth_design	Current Run	No	Tight Constraints for given paths. Review critical paths with difficult requirements and either reduce logic delays or
V XDC	<ul> <li>Utilization</li> </ul>	$\checkmark$					
RQS_XDC-1 V Utilization	RQS_UTIL-3	✓	opt_design	opt_design	Current Run	No	High utilization of certain types of cells in a PBlock. Try to reduce the utilization of that particular type of cell in the rep
RQS UTIL-3	Timing	✓					
✓ Timing	RQS_TIMING-33		opt_design	synth_design	Current Run	Yes	Retiming of Flops in Critical paths can improve the timing.
RQS TIMING-33	RQS_TIMING-54	✓	opt_design	opt_design	Current Run	Yes	Found high fanout nets driven by flops and driving control signals. Insert buffers to reduce fanout of high fanout nets
RQS_TIMING-54	Clocking	<ul><li>✓</li></ul>					
	RQS_CLOCK-15	✓	opt_design	opt_design	Current Run	No	High THS due to synchronous CDCs. Try to reduce the number of timed paths, the uncertainty and the clock skew f
	RQS_CLOCK-14	✓	opt_design	synth_design	Current Run	No	High THS due to user clock uncertainty. Review the timing reports for hold violations where clock uncertainly setting
	<						> > >
					Reset Default	Export Sug	gestions

#### Figure 36: Example report\_qor\_suggestions Report



In the report under RQS Summary there is a list of all suggestions. These are presented in four categories. They can be considered in the following pairs:

- GENERATED and EXISTING:
  - Generated suggestions are newly generated at the current stage of the flow.
  - Existing suggestions may have come from earlier in the flow or by reading in an RQS file.
- APPLIED and FAILED TO APPLY:
  - Applied suggestions are suggestions that have been enabled and the APPLICABLE\_FOR stage has been passed. They have been successfully applied.
  - Failed to apply suggestions have been enabled and passed through the APPLICABLE\_FOR stage but were not successfully applied. Examine the log file to understand why suggestions have not been not applied. Applied suggestions are suggestions that have been enabled and the APPLICABLE\_FOR stage has been passed. They have been successfully applied.

The lower half of the report contains details on the suggestions generated. It is split into the following categories in which report\_qor\_suggestions analyzes the design:

- Clocking
- Congestion
- Utilization
- Timing
- XDC
- Strategy

When looking at GENERATED suggestions, the detailed section should provide sufficient information so that you can infer why the suggestion has been reported. It is possible to cross-probe from the details section for GENERATED suggestions. The following cross-probing methods are useful:

- Selecting objects to highlight objects in other windows (for example, device view)
- Pressing F4 to show schematics of selected objects
- Right-clicking on objects to generate a timing report

When looking at EXISTING suggestions, it is possible that the objects have been modified and do not exist (for example, <code>opt\_design</code> might remove objects from the netlist). For this reason, cross-probing is not always available when selecting EXISTING suggestions.

For each suggestion, additional columns in the report provide useful information about how the suggestion should work. The details of these columns are shown in the following table.



Attribute	Values	Description
GENERATED_AT	Design stage (for example, opt_design)	Stage at which the suggestion was generated.
APPLICABLE_FOR	Design stage (for example, opt_design)	Stage which must be rerun with the suggestion enabled.
SOURCE	Applied suggestions are suggestions that have beencurrent_run, <filename>.rqs</filename>	Where the suggestion source is.
AUTOMATIC	Yes, No	Describes if Vivado tools can automatically execute the suggestion or it is a manual suggestion.
SUGGESTION_SCOPE	GLOBALSCOPE, OOC top module	Used to enable OOC synthesis to automatically scope synthesis suggestions.

#### Table 4: Additional Information Columns

## Working with QoR Suggestions Objects in the IDE

After the QoR suggestion report has been generated, generate an RQS file that can be fed into the suggestion run. To do this, first select the suggestions to be included in the run and then write the QoR suggestion file. This is illustrated in the following figure.

Q,   ¥   ♦   " •	Q.1	🛨 🌲 🟮 GI	ENERATED		
General		GENERATED_AT	APPLICABLE_FOR	AUTOMATIC	DESCRIPTION
✓ RQS Summary					
GENERATED		synth_design	synth_design	No	Tight Constraints for given paths. Review critical paths with
~ XDC					(
RQS_XDC-1-1		synth_design	opt_design	No	High utilization of certain types of cells in a PBlock. Try to re-
<ul> <li>Utilization</li> </ul>					
RQS_UTIL-3-1		synth_design	synth_design	Yes	Retiming of Flops in Critical paths can improve the timing.
<ul> <li>Timing</li> </ul>		synth_design	opt_design	No	Found high fanout nets that are driven by flops and driving
RQS_TIMING-33-1					
RQS_TIMING-54_1		synth_design	opt_design	No	High THS due to synchronous CDCs. Try to reduce the numb
<ul> <li>Clocking</li> </ul>		, _ ,			
RQS_CLOCK-15-1					
	1				
	ML Str	atenies are availat	ale only in default/e	volore at succ	essfully routed design.

#### Figure 37: Select/Write Suggestions

### **Project Mode**

In project mode the option to allow Vivado to automatically manage the RQS file is included. This is activated when **Add Suggestions to Project** is used. When selected, the file will be automatically added to the utility sources fileset in the project.

Once in the project, in the Design Runs window, you can right click on a run and select **Set QoR Suggestions...** It may be required to add this to both synthesis and implementation runs.

*Note*: There may be multiple implementations for a parent synthesis run. Only one RQS file can be used for a given run.



The equivalent TCL commands for this flow are:

```
write_qor_suggestions -of_objects [get_qor_suggestions \
{<NAME_1> <NAME_2>}] -file <fn.rqs>
add_files -fileset utils_1 <fn>.rqs
set_property RQS_FILES <fn>.rqs [get_runs <run name>]
```

### Non-Project Mode

When opening a checkpoint, only the Export Suggestions button is available. This writes the suggestion file that must then be added to the run using <code>read\_qor\_suggestions</code>. The <code>read\_qor\_suggestions</code> command should be run either before <code>synth\_design</code> or before <code>opt\_design</code>.

The equivalent TCL commands for this flow are:

```
write_qor_suggestions -of_objects [get_qor_suggestions \
{<NAME_1> <NAME_2>}] -file <fn.rqs>
...
read_vhdl <some_file>.vhd
read_qor_suggestions all_enabled_suggestions.rqs
synth_design -top <top> -part <part>
opt_design
...
write_qor_suggestions -force all_enabled_suggestions.rqs
```

*Note*: report\_qor\_suggestions cannot be run until a design is loaded.

## **Strategy Suggestions**

Strategy suggestions are a special type of suggestion. They set implementation directives that are optimal for the design. They are reported in the IDE but can only be generated via Tcl and are applicable only to the implementation runs. The prediction is based off the netlist features and so the synthesis settings should be the same in the strategy runs as they were in the reference run. The flow is shown in the following figure:






Figure 38: Strategy Suggestion Flow

X23314-100119

As shown in the previous figure, there are four key points to this flow.

Firstly report\_gor\_suggestions should be run on a fully routed design that is generated using either Default or Explore directives. For complete details about the requirements, see ML Strategy Availability.

Secondly, write\_qor\_suggestions -strategy\_dir <dir> generates Tcl and RQS files in the directory specified. By default, three strategies are generated. For each strategy generated, a single RQS file contains all the suggestion objects as well as the strategy suggestions object. The RQS file specified using write\_gor\_suggestions -file <fn>.rgs can be discarded as the information is replicated in each strategy RQS file.

*Note*: To generate more strategies, increase the number using:

```
report_qor_suggestions -max_strategies <n>
```

Thirdly the generated RQS file must be read in to the new implementation run.

Finally, the directive RQS must be set and the script must contain a call to opt\_design, place\_design, phys\_opt\_design and route\_design. The RQS directive instructs the tools to reference the suggestion.

In project mode, source the project based Tcl script. This will automatically create a new run based on the existing run, setup the RQS file to be read and adjust the directives.

Send Feedback




In *non-project* mode, an example Tcl script is provided. This shows how the RQS file must be read and the directives for the implementation commands set to RQS. These scripts are intended to be an example on a design loaded into memory in the pre-opt\_design stage. They do not contain any reporting or writing of checkpoints.

## **RQS in the Incremental Flow**

When your design is very close to timing closure (typically the WNS is less than -250ps), enable the incremental flow with RQS suggestions. This allows you to achieve timing closure and save iteration time by taking advantage of both the incremental flow and RQS suggestions. report\_qor\_assessment indicates when to use this flow in the Flow Guidance section.

In the run, the suggestions generated from the reference routed DCP are read in before running the incremental flow commands. The rest of the flow is applied automatically for you. Vivado understands which suggestions to apply at what stage in the flow by differentiating which suggestions are newly GENERATED and which ones were APPLIED in the reference run. This is shown in the following figure:



*Figure 39:* **Incremental Flow** 

X23315-060120

In the case where the incremental flow is run, the suggestions that have been applied in the reference are read from the reference DCP and applied regardless of whether they are enabled or not. The ENABLED property is ignored because it is important to replicate the reference checkpoint as closely as possible.



Next, incremental friendly suggestions from the RQS file are applied. These must be enabled, which is done automatically during read\_qor\_suggestions. The suggestions are applied during read\_checkpoint -incremental and not at the APPLICABLE\_FOR stages. Therefore, suggestions should not be read or enabled after this stage because they will be ignored. Any new non-incremental friendly suggestions in the RQS file will be ignored (existing non-incremental friendly suggestions applied in the reference will be applied).

Special care should be taken when applying suggestions that are applicable for opt\_design. Because this is before the flow is aware it is in incremental mode, it is not possible to manage these suggestions automatically. You must ensure that the existing suggestions that are applied in the reference are also applied in the incremental run and that no new suggestions are applied. If it is desirable to apply these suggestions, the reference should be updated.

In the case where the incremental flow reverts to the default flow, usually due to a negative change, all suggestions will be executed from the RQS file. For this reason, before launching the next incremental run, you must export *all* suggestions to the RQS file and not only the incremental friendly ones.

Before adopting this flow, note the following prerequisites:

- The device part for the reference run and the incremental run should match.
- The reference checkpoint should be a post-route checkpoint.
- The same directive should be used for opt\_design in the reference and incremental runs.
- The design should not have major design issues such as high congestion, unbalanced clocking, or an RQA score of less than 4.
- The suggestions should be regenerated from the reference checkpoint.
- Newly generated suggestions will only be applied if they are *incremental friendly*. If suggestions are not incremental friendly, they will only be executed if the flow reverts back to the default flow. If this does not happen they will be ignored.
- Newly generated suggestions must be generated from the reference checkpoint. This check ensures suggestions do not impact paths that have their timing resolved (for example, at postroute phys\_opt\_design).

An example of the commands required to run the flow is shown here:

```
• Reference:
```

```
# Generate RQS suggestions from the reference DCP
open_checkpoint reference_routed.dcp
report_qor_suggestions -file postroute_rqs.rpt
write_qor_suggestions -force ./post_route.rqs
```



• Incremental:

```
# RQS-Incremental Run:
open_checkpoint <pre_opt.dcp>
read_qor_suggestions ./post_route.rqs
# opt_design directive must be same as the reference run
opt_design -directive {same directive as reference run}
read_checkpoint -incremental reference_routed.dcp
# place_design is running in TimingClosure mode
place_design
# phys_opt_design is optimized for incremental
phys_opt_design
# route_design is running in TimingClosure mode
route_design
write_checkpoint postroute.dcp
```

### **Automatic Removal of Suggestions**

To prevent suggestions from accruing in number excessively, Vivado Design Suite carries out automatic management of suggestions. It will delete suggestions that are identical to previously generated suggestions at the time new suggestions are generated.

## **Viewing Suggestions in Tcl or Text Format**

Suggestion objects are stored in binary: as a consequence, the only way to read the suggestion is to load the design, read the suggestions, and run report\_gor\_suggestions. Support for viewing and executing suggestions in Tcl is available for users who do not wish to use the object flow.

To write out suggestions in Tcl, use the following command:

```
write_qor_suggestions -tcl_output_dir <outputDir>
```

Running this command outputs one or more Tcl files to the stated directory. This option is not available in the Vivado IDE.

When the objects are in Tcl, maintain the Tcl to remove objects that are no longer required and append the Tcl with newly generated Tcl scripts.

Suggestions that are entered using Tcl are no longer reported by report\_qor\_suggestions.

## **Command Options**

- -report\_all\_suggestions: The switch instructs report\_qor\_suggestions to disregard some of the gating criteria in offering suggestions. The behavior is as follows:
  - Timing suggestions: Offer suggestions on timing paths regardless of whether timing is met.
  - Utilization suggestions: Offer suggestions on a resource that is not critical.



- Congestion suggestions: Offer suggestions on timing met designs at post-route stage.
- -of\_objects <suggestion objects>: Enables reporting of specific suggestions. When run in this mode, report\_gor\_suggestions does not generate new suggestions. This command executes quickly and can be used to see what suggestions are in an RQS file after it has been read. An example of its use is as follows:

report\_qor\_suggestions -of\_objects [get\_qor\_suggestions <objectNames>]

- -max\_paths <N>: Changes the number of timing paths per clock group report\_gor\_suggestions analyzes. Expanding this number can report on timing paths that are not fully optimized by the implementation tools, leading to additional suggestions. The default value is 100.
- -max\_strategies <N>: Changes the number of ML strategies generated. The default value is 3
- -cells <cellName>: Changes the top level cell for the analysis performed. The default value is the top level of the design.
- -csv <csvFileName>.csv: Generates a CSV file with timing paths associated to QoR suggestions. Allows you to see if a timing path is impacted by more than one suggestion.





# Chapter 3

# Logic Analysis Within the IDE

# **Design Analysis Within the IDE**

The following chapters provide an introduction to design analysis in the Xilinx<sup>®</sup> Vivado<sup>®</sup> Design Suite Integrated Design Environment (IDE):

- Chapter 3: Logic Analysis Within the IDE (this chapter)
- Chapter 4: Timing Analysis Features
- Chapter 2: Implementation Results Analysis Features

# **Logic Analysis Features**


This chapter discusses Logic Analysis Features, and includes:

- Using the Netlist Window
- Using the Hierarchy Window
- Using the Schematic Window
- Searching for Objects Using the Find Dialog Box
- Analyzing Device Utilization Statistics
- Using Report DRC
- Validating Design Methodology DRCs

# **Using the Netlist Window**

The Netlist Window shows the design hierarchy as it is in the netlist, processed by the synthesis tools. It is useful for exploring the logical hierarchy of the design.





#### *Figure 40:* **Netlist Window**

Depending on synthesis settings, the netlist hierarchy may be a one hundred percent match for the original RTL, or there may be no hierarchy. Generally, the synthesis defaults to preserving most of the user hierarchy while optimizing the logic. This results in a smaller and faster netlist.

With the synthesis tool defaults, the netlist hierarchy is recognizable, but the interfaces to the hierarchies may be modified. Some pins and levels of hierarchy may be missing.

The netlist hierarchy is represented as a folder tree. At each level, the tool shows:

- A Nets folder for any nets at that level
- A Leaf Cells folder if there are hardware primitive instances at that level
- A hierarchy folder for any hierarchies instantiated at that level

Expanding a hierarchy folder reveals the Nets, Leaf Cells, and hierarchies at that level. The icons next to the cells display information about the state of the design.

For more information, see this link in the Vivado Design Suite User Guide: Using the Vivado IDE (UG893).

The Cell Properties Window for the selected hierarchy provides useful information filtered by the category buttons at the bottom of the window. Selecting the Statistics button shows utilization statistics including:

- Primitive usage for the whole hierarchical branch, grouped in higher level buckets
- The number of nets crossing the hierarchy boundary
- Each clock, whether it is on global routing and the number of its loads in the current hierarchical branch



C	ell Properties				? _ D B ×
1	fftEngine				←   ⇒   ✿
	Primitive Statist	tics			î
	Primitive type	Count			
	CLB	2083			
	REGISTER	1455			
	CARRY	48			
	BMEM	16			
	DMEM	1			
	Net Boundary S	tatistics			
	Boundary-cros	sing Nets			
		3186			
	Clock Report				
	Domain (Modu	le)	Reso	Instan	
	fftClk( clock_ge	enerator )	Global	1372	
	wbClk( clock_g	generator )	Global	116	
<					~ >
G	eneral Prop	erties St	atistics	Nets C	cell Pins ↓ ► Ξ

#### Figure 41: Cell Properties Window

If you floorplan the design, similar properties are displayed for the Pblock.


## **Using the Hierarchy Window**

Explore the hierarchy physically to understand the resource usage. To open the Hierarchy Window, select **Tools > Show Hierarchy**, or from the Netlist window, click **F6**.

As shown in the following figure, the Hierarchy Window displays a hierarchy map for the selected hierarchy. The hierarchy map displays the leaf cells as yellow blocks nested within rectangles corresponding to their parent hierarchy. Each level of the hierarchy is sized relative to the flat number of instances at that level compared to the total number of instances in the design.







#### Figure 42: Hierarchy Window


The previous figure shows that cpuEngine, usbEngine0, and usbEngine1 have most of the logic in the design, and all use about the same number of resources.

# **Using the Utilization Report**

The Utilization Report breaks down the design utilization based on resource type. The left panel summarizes usage by resource type and the right panel displays usage per hierarchy.

To view the Utilization Report, select **Reports**  $\rightarrow$  **Report Utilization**. The following figure shows the Utilization Report.





#### Figure 43: Utilization Report

In this design, the two usbEngine blocks are the two biggest consumers of the RAMB36 and FIFO36 blocks. Click the + (plus) icon to view the consumption at sub-hierarchies.

## **Using the Schematic Window**

The schematic is a graphical representation of the netlist. View the schematic to:

- View a graphical representation for the netlist.
- Review the gates, hierarchies, and connectivity.
- Trace and expand cones of logic.
- Analyze the design.
- Better understand what is happening inside the design.

At the RTL level in Elaborated Design, you see how the tool has interpreted your code. In Synthesize Design and Implemented Design, you see the gates generated by the synthesis tool. To open the schematic, select **Tools > Schematic**. If nothing is selected, the gates, hierarchy, and connectivity appear at the top level of the design, as shown in the following figure.







Figure 44: Top Level Schematic

**TIP:** The schematic is simpler if you use a single level of hierarchy only. The schematic populates with the selected element emphasized (blue). The ports for the single hierarchy display.







#### Figure 45: Schematic with Single Hierarchy Selected


You can trace the schematic in multiple ways:

- Click the + (plus) icon in the upper left to display the gates in the hierarchy.
- Double-click a port or element to expand it.
- Right-click and select **Schematic** from the popup menu.
- Click the <- -> navigation arrows to switch between the previous and next schematic views.

For more information about schematics, see this link in the Vivado Design Suite User Guide: Using the Vivado IDE (UG893).


After implementation, the schematic is the easiest way to visualize the gates in a timing path. Select the path, then open the schematic with the gates and nets from that path.





#### Figure 46: Schematic with Timing Path


To identify the relevant levels of hierarchy of a selected cell in the schematic, choose **Select Leaf Cell Parents** from the popup menu.



#### Figure 47: Timing Path with Select Primitive Parents

As you review the schematic, select the **Highlight** and **Mark** commands to track leaf cells of interest. Color coding cells (using either a mark or a highlight) makes it easier to track which logic was in the original path, and which logic was added.





#### Figure 48: Schematic with Timing Path Marked

# Searching for Objects Using the Find Dialog Box

The Vivado<sup>®</sup> IDE includes powerful find and search capabilities. To open the Find dialog box, select **Edit**  $\rightarrow$  **Find**. (See the following figure.)

Note: You can also open the Find window by pressing Ctrl+F.



*Figure 49:* **Find Dialog Box** 

Find		×
Find objects in t	the current design or device by filtering Tcl properties and objects.	$\mathbf{\lambda}$
R <u>e</u> sult name: <u>F</u> ind:	find_1	
Properties		
PRIMITIVE	E_TYPE V is V FLOP LATCH.FLOP V	
<u>R</u> egular ex	pression 📃 Ignore case 🗹 Search hierarchically	
Of o <u>b</u> jects:		
Command:	show_objects -name find_1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ FLOP_LATCH.flop.* } ]	
✓ <u>O</u> pen in a	new tab	
?	ОК Сал	cel

## **Find Criteria**

The Find dialog box allows you to search the netlist for a wide range of criteria and properties, as shown in the following figures.





Find			×
Find objects in th	ne current design or dev	ice by filtering Tcl properties and objects.	4
			_
Result name:	find_1	8	
<u>F</u> ind:	Cells 🗸		
	Cells		
Properties	Nets		
PRIMITIVE	I/O Ports	V FLOP LATCH.FLOP V	
	Cell Pins		
	Pblocks		
	Pips		
	Nodes		
	BEL Pins		
Regular exp	BELs	e 🗹 Search hierarchically	_
	Sites		
Of objects:	Site Pins		
Command: s	Tiles	1_1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ FLOP_LATCH.flop.* } ]	
✓ Open in a n	I/O Banks		
	Clock Regions		
?	Package Pins	OK Can	cel

#### Figure 50: Find Dialog Box Displaying Search Criteria

#### Figure 51: Find Dialog Box Showing Properties Options

R <u>e</u> sult name: [ind:	find_1 Cells					
jind:	Cells					
		v				
Properties						
PRIMITIVE_	TYPE	✓ is	✓ F	LOP LATCH.FLOP	~ +	
PRIMITIVE_	IYPE					
NAME						
PARENT						
IS_BLACKB	XC					
IS_PRIMITIV	E					
STATUS		case 🗹 <u>S</u> ea	rch hierarchical	lly		
of More Proper						
IS_PRIMITIV		case 🗹 <u>S</u> ea	rch hierarchical	lly		



## **Complex Finds**

To run a complex find:

- 1. Set the first search criterion.
- 2. Click + (plus) next to the Properties drop-down options.
- 3. Add additional criteria.
- 4. Join the additional criteria with logical operators (AND, OR).

## **Find Examples**

Select **Edit**  $\rightarrow$  **Find** to find, for example:

• All unplaced I/Os:

```
Find: <Cells>, Properties: <Primitive> <is> <IO> + <AND> <STATUS> <is> <UNPLACED>
```

• All nets with a fanout over 10,000:

Find: <Nets>, Properties: <FLAT\_PIN\_COUNT> <is greater than> <10000>

• All DSPs using the PREG embedded register:

**Find:** <Cells>, **Properties:** <PRIMITIVE\_TYPE> <is> <ARITHMETIC.DSP> + <AND> <PREG> <is greater than> <0>

## Tcl Finds

From the script or Tcl console, use the equivalent Tcl  $get_*$  command (such as  $get_cells$ ) to query Vivado objects.

**TIP:** The Tcl Console at the bottom of the Vivado<sup>®</sup> IDE shows the Vivado Design Suite Tcl commands run for each action executed in the GUI. From the Tcl Console, you can also enter Vivado Design Suite Tcl commands.

For more information on Tcl scripting, see the Vivado Design Suite User Guide: Using Tcl Scripting (UG894).

For more information on Tcl commands, see the Vivado Design Suite Tcl Command Reference Guide (UG835), or type <command> -help.



# **Analyzing Device Utilization Statistics**

A common cause of implementation issues comes from not considering the explicit and implicit physical constraints. The pinout, for example, becomes an explicit physical constraint on logic placement. Slice logic is uniform in most devices. However, specialized resources such as the following, represent implicit physical constraints because they are only available in certain locations, and impact logic placement:

- I/O
- High Performance Banks
- High Range Banks
- MGT
- DSP Slices
- Block RAM
- MMCM
- BUFG
- BUFR

Blocks that are large consumers of these specialized resource may have to spread around the device. Consider how this physically constrains the placement and routing when designing the interface with the rest of the design. Additionally, Pblocks are explicit physical constraints used to define allowable placement areas for specified logic. Use a combination of the following methods to analyze block resource usage on the device:

- report\_utilization
- netlist properties
- Pblock properties

# **Using Report DRC**

Design Rule Checks (DRCs) check the design and report on common issues. Since the 2016.1 release, DRCs are split into two different commands. The methodology DRCs have been moved to the report\_methodology command, while all other DRCs are in the report\_drc command. Run non-methodology DRCs using the report\_drc command. During implementation, the tools also run DRCS. The DRCs become more complete and comprehensive with placement and routing.



Figure 52: Showing Critical Warnings and Error
Figure 52: Showing Critical Warnings and Error

Messages		? _ 🗆 🖒 ×
Q   <u>¥</u>   <b>♦</b>   <b>▼</b> ,   ⊟	🔟 🗹 🕒 Error (1) 🖉 🕒 Warning (44) 🖉 🕼 Info (86) 🗌 🕡 Status (226) Show All	0
🗠 🐻 Requir	ed Pin (40 warnings)	
🗠 🔂 🖓	MB36E1 (20 warnings)	
> 🧿	[DRC REQP-1839] RAMB36 async control check: The RAMB36E1 cpuEngine/cpu_dbg_da1_i/buffer_fifo.hter_fifo.hter_am_performance.fifo_ram_reg has an input control pin	
	cpuEngine/cpu_dbg_ddt_ibutfer_ffontier_file block_ram_performance.tho_ram_reg/ADDRARDADDE[10] (ntt cpuEngine/cpu_dbg_ddt_butfer_ffontier_file block_ram_getister (cpuEngine/cpu_dbg_ddt_butfer_ffontier_file block_ram_getister_set/cpuencestrates) and register and register (cpuEngine/cpu_dbg_ddt_butfer_ffontier_file block_ram_getister) and register	analyzed by the default static
	(contiguency) using the second s	analyzed by the deladit static
🗠 🔂 🖓	MB18E1 (20 warnings)	
> 😗	[DRC REQP-1840] RAMB18 async control check: The RAMB18E1 cpuEngine/or1200_dc_top/or1200_dc_ram/dc_ram/ramb16_s9_0 has an input control pin cpuEngine/or1200_dc_top/or1200_dc_ram/dc_ram/ramb16_s9	
	cpuEngine/or1200_dc_top/or1200_dc_ram/dc_ram/dc_ram/Dl(10)) which is driven by a register (cpuEngine/or1200_dc_top/or1200_dc_fsm/saved_addr_reg[12]) that has an active asychronous set or reset. This may cause con	
	and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous res	et in which the assertion of the
Tcl Console Log Reports	Package Pins Design Runs Power Timing Methodology DRC x	? _ 🗆 🗆
Q	I Critical Warnings I C 251 Warnings I C Advisories Hide All	
Name	Details	
<ul> <li>All Violations (325)</li> </ul>		
Pin Planning (3)		
~ \rm 0 NSTD-1 (1)		
0 NSTD #1	95 out of 135 logical ports use I/O standard (IOSTANDARD) value "DEFAULT", instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting pe	rformance, signal integrity or in ext
UCIO-1 (1)		
UCIO #1	135 out of 135 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in ex	treme cases cause damage to the
CFGBVS-1 (1)		
	Neither the CFGBVS nor CONFIG VOLTAGE voltage property is set in the current design. Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG VOLTAGE must be set to the correct	configuration voltage in order to d
<		×

Review the DRC messages, Critical Warnings, and Warnings early in the flow to prevent issues later.

Critical Warnings in early design stages become Errors later during the implementation flow and prevent bitstream creation. In the above example generated from a post Synthesized Design, the optional Report DRC step reports a Critical Warning for the unconstrained I/Os. The post-route design DRC report also reports these Critical Warnings. You must review the report because at write\_bitstream the DRC is elevated to an Error. Review the DRC reports early to identify areas of the design that need modification.

# Validating Design Methodology DRCs

Due to the importance of methodology, the Vivado<sup>®</sup> tools provide the report\_methodology command, which specifically checks for compliance with methodology DRCs. There are different types of DRCs depending on the stage of the design process. RTL lint-style checks are run on the elaborated RTL design; netlist-based logic and constraint checks are run on the synthesized design; and implementation and timing checks are run on the implemented design.

To run these checks at the Tcl prompt, open the design to be validated and enter following Tcl command:

#### report\_methodology

To run these checks from the IDE, open the design to be validated and run the Report Methodology command from the Flow Navigator in project mode, or from **Reports**  $\rightarrow$  **Report Methodology**. The dialog box appears, as shown in the following figure.



🕕 Report Methodology	×
Check the design for compliar Methodology.	nce to the UltraFast Design
Results name: u Export to file: Interactive report file:	Itrafast_methodology_1
Waivers	
<u>Apply waivers</u> <u>R</u> eport only waiver <u>Ig</u> nore all waivers	ed violations
Rules (133 of 133)	
Q   ₹   €   ✓ All Rules (133) > Ø Synthesis (11) > Ø Netlist (10) > Ø Clocking (50) > Ø XDC (17) > Ø Timing (43) > Ø Physical Configur	ration (2)
<ul> <li>✓ Open in a new tab</li> <li></li> </ul>	OK Cancel

#### *Figure 53:* **Report Methodology Dialog Box**

Violations (if there are any) are listed in the Methodology window, as shown in the following figure.

#### Figure 54: DRC Violations

Tcl Console Log Report	rs Package Pins Messages Design Runs Power Timing Methodology x DRC ? _				
Q ≚ ♦ 📲 💾	V 97 Warnings Hide All				
Name	Details				
✓ ➡ All Violations (97)					
<ul> <li>Timing (4)</li> </ul>					
<ul> <li>Bad Practice (4)</li> </ul>					
V () TIMING-25 (4)					
• TIMING #1	The waveform of the user clock gt0_btusrclk_i defined on the transceiver output pin gtve2 i.TXOUTCLK or on the net connected to that pin is not consistent with the tr	ransce			
9 TIMING #2 The waveform of the user clock gt2_tusrclk_i defined on the transceiver output pin gtxe2 i.TXOUTCLK or on the net connected to that pin is not consistent with the transceiver output pin gtxe2 i.TXOUTCLK or on the net connected to that pin is not consistent with the transceiver output pin gtxe2 i.TXOUTCLK or on the net connected to that pin is not consistent with the transceiver output pin gtxe2 i.TXOUTCLK or on the net connected to that pin is not consistent with the transceiver output pin gtxe2 i.TXOUTCLK or on the net connected to that pin is not consistent with the transceiver output pin gtxe2 i.TXOUTCLK or on the net connected to that pin is not consistent with the transceiver output pin gtxe2 i.TXOUTCLK or on the net connected to that pin is not consistent with the transceiver output pin gtxe2 i.TXOUTCLK or on the net connected to that pin is not consistent with the transceiver output pin gtxe2 i.TXOUTCLK or on the net connected to that pin is not consistent with the transceiver output pin gtxe2 i.TXOUTCLK or on the net connected to that pin is not consistent with the transceiver output pin gtxe2 i.TXOUTCLK or on the net connected to that pin is not consistent with the transceiver output pin gtxe2 i.TXOUTCLK or on the net connected to that pin is not consistent with the transceiver output pin gtxe2 i.TXOUTCLK or on the net connected to that pin is not consistent with the transceiver output pin gtxe2 i.TXOUTCLK or on the net connected to that pin gtxe2 i.TXOUTCLK or on the net connected to that pin gtxe2 i.TXOUTCLK or on the net connected to that pin gtxe2 i.TXOUTCLK or on the net connected to that pin gtxe2 i.TXOUTCLK or on the net connected to that pin gtxe2 i.TXOUTCLK or on the net connected to that pin gtxe2 i.TXOUTCLK or on the net connected to that pin gtxe2 i.TXOUTCLK or on the net connected to that pin gtxe2 i.TXOUTCLK or on the net connected to that pin gtxe2 i.TXOUTCLK or on the net connected to that pin gtxe2 i.TXOUTCLK or on the net connected to that pin gtxe2 i.TXOUTCLK or on the ne					
• TIMING #3	The waveform of the user clock gt4_busrclk_i defined on the transceiver output pin gbe2 i.TXOUTCLK or on the net connected to that pin is not consistent with the tr	ransce			
• TIMING #4	The waveform of the user clock gt6_btusrclk_i defined on the transceiver output pin gbe2 i.TXOUTCLK or on the net connected to that pin is not consistent with the tr	ransce			
impl_1 (97 violations) (saved)	× ultrafast_methodology_1 (97 violations) ×				

For more information on running design methodology DRCs, refer to this link in the Vivado Design Suite User Guide: System-Level Design Entry (UG895).



**Note:** It is recommended to address all methodology violations with a special focus on Critical Warnings as they affect both timing closure and sign-off quality.





# Chapter 4

# **Timing Analysis Features**

# **Report Timing Summary**

Timing analysis is available anywhere in the flow after synthesis. You can review the Timing Summary report files automatically created by the Synthesis and Implementation runs.

If your synthesized or implemented design is loaded in memory, you can also generate an interactive Timing Summary report from:

- Flow Navigator  $\rightarrow$  Synthesis
- Flow Navigator  $\rightarrow$  Implementation
- Reports → Timing → Report Timing Summary

The equivalent Tcl command is report\_timing\_summary.

For more information on the report\_timing\_summary options, see this link in the Vivado Design Suite Tcl Command Reference Guide (UG835).

In a synthesized design, the Vivado<sup>®</sup> IDE timing engine estimates the net delays based on connectivity and fanout. The accuracy of the delays is greater for nets between cells that are already placed by the user. There can be larger clock skew on paths where some of the cells have been pre-placed, such as I/Os and GTs.

In an implemented design, the net delays are based on the actual routing information. You must use the Timing Summary report for timing signoff if the design is completely routed. To verify that the design is completely routed, view the Route Status report.

When run from the Tcl Console or the GUI, the Timing Summary report can be scoped to one or more hierarchical cells using the -cells option. When the report is scoped, only paths with the datapath section that start, end, cross, or are fully contained inside the cell(s) are reported.

When run from the Tcl Console, the first section of the report is a summary of the methodology violations from the latest report\_methodology run. This section is not available when report\_timing\_summary is run from the GUI. When report\_methodology has not been run prior to report\_timing\_summary, the section is empty. If any design change has been implemented since the last report\_methodology run, the violations summary might not be up to date.



## **Report Timing Summary Dialog Box**

In the Vivado IDE, the Report Timing Summary dialog box includes the following tabs:

- Options Tab
- Advanced Tab
- Timer Settings Tab

The Results name field at the top of the Report Timing Summary dialog box specifies the name of the graphical report that opens in the Results window. The graphical version of the report includes hyperlinks that allow you to cross-reference nets and cells from the report to Device and Schematic windows, and design source files.

If this field is left empty, the report is returned to the Tcl Console, and a graphical version of the report is not opened in the Results window.

Equivalent Tcl option: -name

## **Options** Tab

The Options tab in the Report Timing Summary dialog box is shown in the figure below.





esults name: timing_1	
Dptions Advanced Timer Settings	
Proved in the second seco	
Report	
Path dela <u>v</u> type: min_max V	
✓ Report unconstrained paths	
Report datasheet	
Path Limits	
Maximum number of paths per clock or path group:	10 🌲
Maximum number of worst paths per endpoint:	1 🔹
Path Display	
Display paths with slack less than:	✓ Use default (1e+30)
Significant digits: 3 🗘	
orghineant digito. 3 👻	

		_				
Figure 55: Re	nort Timina	Cummary	/ Dialog	Boy (	Ontione	Thh
riuui e 55. <b>ne</b>	ροις επιπιπα	Summary	/ Dialou	DUX. V		Iau
J						

#### **Report Section**

The Report section of the Options tab of the Report Timing Summary dialog box includes:

• Path delay type

Sets the type of analysis to be run. For synthesized designs, only max delay analysis (setup/recovery) is performed by default. For implemented design, both min and max delay analysis (setup/hold, recover/removal) are performed by default. To run min delay analysis only (hold and removal), select delay type min.

Equivalent Tcl option: -delay\_type

• Report unconstrained paths

Generates information on paths that do not have timing requirements. This option is checked by default in the Vivado IDE, but is not turned on by default in the equivalent Tcl command report\_timing\_summary.

Equivalent Tcl option: -report\_unconstrained

• Report datasheet

Generates the design datasheet as defined in Report Datasheet, in this chapter.



Equivalent Tcl option: -datasheet

#### **Path Limits Section**

The Path Limits section of the Options tab of the Report Timing Summary dialog box includes:

• Maximum number of paths per clock or path group: Controls the maximum number of paths reported per clock pair or path group.

Equivalent Tcl option: -max\_paths

• Maximum number of worst paths per endpoint: Controls the maximum number of paths potentially reported per path endpoint. This limit is bounded by the maximum number of paths per clock pair or path group. Therefore, the total number of reported paths is still limited by the number of -max\_paths.

Equivalent Tcl option: -nworst

#### **Path Display Section**

The Path Display section of the Options tab of the Report Timing Summary dialog box includes:

• Display paths with slack less than: Filters the reported paths based on their slack value. This option does not affect the content of the summary tables.

Equivalent Tcl option: -slack\_lesser\_than

• Significant digits: Controls the accuracy of the numbers displayed in the report.

Equivalent Tcl option: -significant\_digits

#### **Common Section**

The following controls common to all three tabs are located at the bottom of the Report Timing Summary dialog box:

- Command: Displays the Tcl command line equivalent of the various options specified in the Report Timing Summary dialog box.
- Open in a New Tab: Opens the results in a new tab, or to replace the last tab opened by the Results window.
- Open in Timing Analysis Layout: Resets the current view layout to the Timing Analysis view layout.

For more information on view layouts, see this link in the Vivado Design Suite User Guide: Using the Vivado IDE (UG893).

### Advanced Tab

The Advanced tab in the Report Timing Summary dialog box is shown in the figure below.



Report Timing Summary
Generate a timing summary to understand if the design met timing.
P~
Results name: timing_1
Options Adyanced Timer Settings
Report
Report from cell:
Show input pins in path
✓ Report number of routable nets
Report unigue pins
File Output
File Output
Write results to file:
Overwrite Append
Interactive report file:
Miscellaneous
Ignore command errors (quiet mode)
Suspend message limits during command execution
Command: _summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
✓ Open in a new tab
Open in Timing Analysis layout
OK     Cancel

#### Figure 56: Report Timing Summary Dialog Box: Advanced Tab

#### **Report Section**

• Report from cell: Enable to limit the timing reporting on the particular cell(s) of the design. Only paths with the datapath section that start, end, cross, or are fully contained inside the cell(s) are reported.

Equivalent Tcl option: -cells

• Show input pins in path: Displays which input pin of the cell is used for the path.

Equivalent Tcl option: -input\_pins

**RECOMMENDED:** Keep this option selected to provide more information about all pins used in the path.

• Report unique Pins: show only one timing path for each unique set of pins.

Equivalent Tcl option: -unique\_pins



#### **File Output Section**

• Write results to file: Writes the result to the specified file name. By default the report is written to the Timing window in the Vivado IDE.

Equivalent Tcl option: -file

• Overwrite/Append: When the report is written to a file, determines whether (1) the specified file is overwritten, or (2) new information is appended to an existing report.

Equivalent Tcl option: -append

• Interactive report file: Writes the result in the Xilinx RPX format to the specified filename. The RPX file is an interactive report that contains all the report information and can be reloaded into memory in the Vivado Design Suite using the <code>open\_report</code> command.

#### **Miscellaneous Section**

• Ignore command errors: Executes the command quietly, ignoring any command line errors and returning no messages. The command also returns TCL\_OK regardless of any errors encountered during execution.

Equivalent Tcl option: -quiet

• Suspend message limits during command execution: Temporarily overrides any message limits and return all messages.

Equivalent Tcl option: -verbose

## Timer Settings Tab

To set the timer settings, use either: (1) one of the Vivado IDE timing analysis dialog boxes; or, (2) one of the Tcl commands listed in this section. These settings affect other timing-related commands run in the same Vivado IDE session, except the synthesis and implementation commands.

The timer settings are not saved as a tool preference. The default values are restored for each new session. Do not change the default values. Keeping the default values provides maximum timing analysis coverage with the most accurate delay values.

The Timer Settings tab in the Report Timing Summary dialog box is shown in the figure below.



Options	me: timing_1 Advanced Timer Se	ffings		6
Options	Auvanceu	ungo		
Intercon	nnect:	actual (most accurate of routed an	d estimated delays) 🛛 😪	
Speed (	grade:	-3 (default) 🗸 🗸		
Multi (	Corner Configuration			
mulu-v	comer configuration			
_	Corner name	Delay type		
	Slow	min_max 🗸		
	<u>F</u> ast	min_max 🗸		
_ L				
Disa	able flight delays			

#### Figure 57: Report Timing Summary Dialog Box: Timer Settings Tab

#### Interconnect Setting

Controls whether net delays are calculated based on the estimated route distance between leaf cell pins, by the actual routed net, or excludes net delay from timing analysis. This option is automatically set to Estimated for post-synthesis designs, and to Actual for post-implementation designs.

• Estimated: For unplaced cells, the net delay value corresponds to the delay of the best possible placement, based on the nature of the driver and loads as well as the fanout. A net between unplaced leaf cell pins is labeled unplaced in the timing path report.

For placed cells, the net delay depends on the distance between the driver and the load as well as the fanout. This net is labeled <code>estimated</code> in the timing path report.

- Actual: For routed nets, the net delay corresponds to the actual hardware delay of the routed interconnect. This net is labeled <code>routed</code> in the timing path report.
- None: Interconnect delays are not considered in the timing report and net delays are forced to zero.

Equivalent Tcl command: set\_delay\_model



#### **Speed Grade Setting**

Sets the device speed grade. By default, this option is set based on the part selected when creating a project or opening a design checkpoint. You can change this option to report timing on the same design database against another speed grade without rerunning the complete implementation flow.

Equivalent Tcl command: set\_speed\_grade

#### **Multi-Corner Configuration Setting**

Specifies the type of path delays to be analyzed for the specified timing corner. Valid values are none, max, min, and min\_max. Select none to disable timing analysis for the specified corner.

**RECOMMENDED:** Keep both setup (max) and hold (min) analysis selected for both corners.

Equivalent Tcl command: config\_timing\_corners

#### **Disable Flight Delays**

Do not add package delays to I/O delay calculations.

Equivalent Tcl command: config\_timing\_analysis

## **Details of the Timing Summary Report**

The Timing Summary Report contains the following sections:

- General Information Section
- Timer Settings Section
- Design Timing Summary Section
- Clock Summary Section
- Check Timing Section
- Intra-Clock Paths Section
- Inter-Clock Paths Section
- Other Path Groups Section
- User-Ignored Paths Section
- Unconstrained Paths Section



The comprehensive information contained in the Timing Summary Report is similar to the information provided by several reports available from the Vivado IDE (Report Clock Interaction, Report Pulse Width, Report Timing, Check Timing) and to some of the reports available in Tcl only (report\_clocks). However, the Report Timing Summary also includes information that is unique to this report, such as Unconstrained Paths.

## **General Information Section**

The General Information section of the Timing Summary Report provides information about the following:

- Design name
- Selected device, package, and speed grade (with the speed file version)
- Vivado Design Suite release
- Current date
- Equivalent Tcl commands executed to generate the report

### **Timer Settings Section**

The Timer Settings section of the Timing Summary Report contains details on the Vivado IDE timing analysis engine settings used to generate the timing information in the report. The following figure shows the default options in an example of the Timer Settings section, which includes:

- Enable Multi-Corner Analysis: This analysis is enabled for each corner (Multi-Corner Configuration).
- Enable Pessimism Removal (and Pessimism Removal Resolution): Ensures that the source and destination clocks of each path are reported with no skew at their common node.

Note: This setting must always be enabled.

- Enable Input Delay Default Clock: Creates a default null input delay constraint on input ports with no user constraint. It is disabled by default.
- Enable Preset / Clear Arcs: Enables timing path propagation through asynchronous pins. It does not affect recovery/removal checks and is disabled by default.
- Disable Flight Delays: Disables package delays for I/O delay calculations.



#### *Figure 58:* **Timing Summary Report: Timer Settings**

imer Settings				
Settings		Multi-Corner Confi	guration	
Enable Multi Corner Analysis:	Yes			
Enable Pessimism Removal:	Yes			
Pessimism Removal Resolution:	Nearest Common Node	Company	Analysis May Daths	An obvio Min Doth
Enable Input Delay Default Clock:	No	Corner Name	Analyze Max Paths	Analyze win Paths
Enable Preset / Clear Arcs:	No	Slow	Yes	Yes
Disable Flight Delays:	No	Fast	Yes	Yes
Ignore I/O Paths:	No			
Timing Early Launch at Borrowing Latches:	false			

For additional information on default timer settings and how to change them, see config\_timing\_analysis, available from this link in the Vivado Design Suite Tcl Command Reference Guide (UG835).

## Design Timing Summary Section

The Design Timing Summary section of the Timing Summary Report (shown in the following figure) provides a summary of the timing for the design, and combines the results of all other sections in one view.

**RECOMMENDED:** Review the Design Timing Summary section to verify that all timing constraints are met after route, or to understand the status of the design at any point in the flow.

#### Figure 59: Design Timing Summary

Design Timing Summary

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	0.066 ns	Worst Hold Slack (WHS):	0.028 ns	Worst Pulse Width Slack (WPWS):	3.000 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	46285	Total Number of Endpoints:	46285	Total Number of Endpoints:	15989

The Design Timing Summary section includes the following:

- Setup Area (Max Delay Analysis)
- Hold Area (Min Delay Analysis)
- Pulse Width Area (Pin Switching Limits)



#### Setup Area (Max Delay Analysis)

The Setup area of the Design Timing Summary section displays all checks related to max delay analysis: setup, recovery, and data check.

- Worst Negative Slack (WNS): This value corresponds to the worst slack of all the timing paths for max delay analysis. It can be positive or negative.
- Total Negative Slack (TNS): The sum of all WNS violations, when considering only the worst violation of each timing path endpoint. Its value is:
  - 0 ns when all timing constraints are met for max delay analysis.
  - Negative when there are some violations.
- Number of Failing Endpoints: The total number of endpoints with a violation (WNS<0 ns).
- Total Number of Endpoints: The total number of endpoints analyzed.

#### Hold Area (Min Delay Analysis)

The Hold area of the Design Timing Summary section displays all checks related to min delay analysis: hold, removal, and data check.

- Worst Hold Slack (WHS): Corresponds to the worst slack of all the timing paths for min delay analysis. It can be positive or negative.
- Total Hold Slack (THS): The sum of all WHS violations, when considering only the worst violation of each timing path endpoint. Its value is:
  - 0 ns when all timing constraints are met for min delay analysis.
  - Negative when there are some violations.
- Number of Failing Endpoints: The total number of endpoints with a violation (WHS < 0 ns).
- Total Number of Endpoints: The total number of endpoints analyzed.

#### Pulse Width Area (Pin Switching Limits)

The Pulse Width area of the Design Timing Summary section displays all checks related to pin switching limits:

- Min low pulse width
- Min high pulse width
- Min period
- Max period
- Max skew (between two clock pins of a same leaf cell, such as for PCIe or GT [UltraScale devices only]).

The reported values are:



- Worst Pulse Width Slack (WPWS): Corresponds to the worst slack of all the timing checks listed above when using both min and max delays.
- Total Pulse Width Slack (TPWS): The sum of all WPWS violations, when considering only the worst violation of each pin in the design. Its value is:
  - 0 ns when all related constraints are met.
  - Negative when there are some violations.
- Number of Failing Endpoints: The total number of pins with a violation (WPWS< 0 ns).
- Total Number of Endpoints: The total number of endpoints analyzed.

## **Clock Summary Section**

The Clock Summary section of the Timing Summary Report includes information similar to that produced by report\_clocks:

- All the clocks in the design (whether created by create\_clock, create\_generated\_clock, or automatically by the tool).
- The properties for each clock, such as name, period, waveform, and target frequency.

TIP: The indentation of names reflects the relationship between master and generated clocks.

Q 🛣 🌲	Clock Summary	1	
Name	Waveform	Period (ns)	Frequency (MHz)
gt0_txusrclk_i	{0.000 6.400}	12.800	78.125
gt2_txusrclk_i	{0.000 6.400}	12.800	78.125
gt4_txusrclk_i	{0.000 6.400}	12.800	78.125
gt6_txusrclk_i	{0.000 6.400}	12.800	78.125
✓ sysClk	{0.000 5.000}	10.000	100.000
clkfbout	{0.000 5.000}	10.000	100.000
cpuClk_5	{0.000 10.000}	20.000	50.000
fftClk_0	{0.000 5.000}	10.000	100.000
phyClk0_2	{0.000 5.000}	10.000	100.000
phyClk1_1	{0.000 5.000}	10.000	100.000
usbClk_3	{0.000 5.000}	10.000	100.000

*Figure 60:* **Timing Summary Report: Clock Summary** 

## **Check Timing Section**

The Check Timing section of the Timing Summary Report contains information about missing timing constraints or paths with constraints issues that need to be reviewed. For complete timing signoff, all path endpoints must be constrained.

For more information on constraints definition, see the Vivado Design Suite User Guide: Using Constraints (UG903).



Q Check Timing		
Timing Check	Count v1	Worst Severity
pulse_width_clock	8	Low
no_input_delay	1	🕛 Medium
no_clock	0	
constant_clock	0	
unconstrained_internal_endpoints	0	
no_output_delay	0	
multiple_clock	0	
generated_clocks	0	
loops	0	
partial_input_delay	0	
partial_output_delay	0	
latch_loops	0	

#### *Figure 61:* **Timing Summary Report: Check Timing Section**

To generate Check Timing as a standalone report, do one of the following:

- Run the **Reports**  $\rightarrow$  **Timing**  $\rightarrow$  **Check Timing** menu command.
- Run the Tcl check\_timing command.

When run from the Tcl console, the check\_timing report can be scoped to one or more hierarchical cells using the -cells option. This option is not available from the Check Timing GUI. Note that the categories *loops* and *latch\_loops* are not scoped in the Vivado Design Suite 2018.1.

The list of checks reported by default, as shown in the previous figure is:

- pulse\_width\_clock: Reports clock pins that have only a pulse width check associated with
  the pin, and no setup or hold check, no recovery, removal, or clk > Q check.
- no\_input\_delay: Number of non-clock input ports without any input delay constraints.
- no\_clock: Number of clock pins not reached by a defined timing clock. Constant clock pins are also reported.
- constant\_clock: Checks for clock signals connected to a constant signal (gnd/vss/data).
- unconstrained\_internal\_endpoints: Number of path endpoints (excluding output ports) without a timing requirement. This number is directly related to missing clock definitions, which is also reported by the no\_clock check.
- no\_output\_delay: Number of non-clock output ports without at least one output delay constraint.
- multiple\_clock: Number of clock pins reached by more than one timing clock. This can happen if there is a clock multiplexer in one of the clock trees. The clocks that share the same clock tree are timed together by default, which does not represent a realistic timing situation. Only one clock can be present on a clock tree at any given time.



If you do not believe that the clock tree is supposed to have a MUX, review the clock tree to understand how and why multiple clocks are reaching the specific clock pins.

- generated\_clocks: Number of generated clocks that refer to a master clock source which is not part of the same clock tree. This situation can occur when a timing arc is disabled on the logical path between the master clock and the generated clock source points. This check also applies to individual edges of the generated clocks when specified with the -edges option: the logical path unateness (inverting/non-inverting) must match the edge associations between the master and generated clocks.
- 100ps: Number of combinational loops found in the design. The loops are automatically broken by the Vivado IDE timing engine to report timing.
- partial\_input\_delay: Number of non-clock input ports with only a min input delay or max input delay constraint. These ports are not reported by both setup and hold analysis.
- partial\_output\_delay: Number of non-clock output ports with only a min output delay
  or max output delay constraint. These ports are not reported by both setup and hold analysis.
- latch\_loops: Checks for and warns of loops passing through latches in the design. These loops will not be reported as part of combinational loops, and will affect latch time borrowing computation on the same paths.

### Intra-Clock Paths Section

O Intra-Clock Paths

The Intra-Clock Paths section of the Timing Summary Report (shown in the following figure) summarizes the worst slack and total violations of the timing paths with the same source and destination clock.

	OCK Pauls													
Clock	Edges (WNS)	WNS (ns)	TNS (ns)	Failing Endpoints (TNS)	Total Endpoints (TNS)	Edges (WHS)	WHS (ns)	THS (ns)	Failing Endpoints (THS)	Total Endpoints (THS)	WPWS (ns)	TPWS (ns)	Failing Endpoints (TPWS)	Total Endpoints (TPWS)
gt0_txusrclk_i	rise - rise	9.887	0.000	0	218	rise - rise	0.135	0.000	0	218	6.000	0.000	0	154
gt2_txusrclk_i	rise - rise	9.668	0.000	0	218	rise - rise	0.095	0.000	0	218	6.000	0.000	0	154
gt4_txusrclk_i	rise - rise	8.853	0.000	0	218	rise - rise	0.123	0.000	0	218	6.000	0.000	0	154
gt6_txusrclk_i	rise - rise	9.339	0.000	0	218	rise - rise	0.120	0.000	0	218	6.000	0.000	0	154
sysClk											3.000	0.000	0	10
clkfbout											8.592	0.000	0	3
cpuClk_5	rise - rise	9.754	0.000	0	5761	rise - rise	0.065	0.000	0	5761	9.600	0.000	0	3369
fftClk_0	rise - rise	3.658	0.000	0	8320	rise - rise	0.046	0.000	0	8320	4.358	0.000	0	1438
phyClk0_2	rise - rise	1.759	0.000	0	5958	rise - rise	0.076	0.000	0	5958	4.358	0.000	0	3787
phyClk1_1	rise - rise	1.136	0.000	0	5958	rise - rise	0.028	0.000	0	5958	4.358	0.000	0	3787
usbClk_3	rise - rise	1.114	0.000	0	2554	rise - rise	0.049	0.000	0	2554	4.600	0.000	0	1482
wbClk_4	rise - rise	9.921	0.000	0	2855	rise - rise	0.082	0.000	0	2855	9.600	0.000	0	1497

To view detailed information, click the names under Intra-Clock Paths in the left index pane. For example, you can view the slack and violations summary for each clock and details about the N-worst paths for SETUP/HOLD/Pulse Width checks. The N-worst is defined using the  $-max_paths$  on the command line or the maximum number of paths per clock or path group (GUI).



The worst slack value and the number of reported paths are displayed next to the label for each analysis type. In the following figure, a Setup summary is selected under the Intra-Clock Paths section in the left index pane and a table listing all the paths related to that clock is displayed in the right pane.

2 ≚ ♦ 0		Q —	7	Ш	Intra-Clock	Paths - phyClk1_1 - Setup							
> 🖴 gt0_txusrclk_i	^	Name	Slack A 1	Levels	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement	Source Cl	Destination Cl
> 🖴 gt2_txusrclk_i		4 Path 141	1.136	1	560	usbEngine1/u1buf0_rl_reg/C	usbEngine1/u4/u3/buf0_reg[9]/D	8.682	0.359	8.323	10.000	phyClk1_1	phyClk1_1
> 🗁 gt4_txusrclk_i		4 Path 142	1.248	1	560	usbEngine1/u1buf0_rl_reg/C	usbEngine1/u4/ubuf0_reg[30]/D	8.571	0.359	8.212	10.000	phyClk1_1	phyClk1_1
> 🖴 gt6_txusrclk_i		4 Path 143	1.309	1	560	usbEngine1/u1buf0_rl_reg/C	usbEngine1/u4/ubuf0_reg[11]/D	8.514	0.359	8.155	10.000	phyClk1_1	phyClk1_1
> 🖴 sysClk		4 Path 144	1.330	1	560	usbEngine1/u1buf0_rl_reg/C	usbEngine1/u4/ubuf0_reg[12]/D	8.493	0.359	8.134	10.000	phyClk1_1	phyClk1_1
> 🖹 clkfbout		4 Path 145	1.423	1	560	usbEngine1/u1buf0_rl_reg/C	usbEngine1/u4/u0/buf0_reg[9]/D	8.396	0.359	8.037	10.000	phyClk1_1	phyClk1_1
CpuClk_5		4 Path 146	1.542	1	560	usbEngine1/u1buf0_rl_reg/C	usbEngine1/u4/ubuf0_reg[12]/D	8.281	0.359	7.922	10.000	phyClk1_1	phyClk1_1
>  ☐ fftClk_0		4 Path 147	1.599	1	560	usbEngine1/u1buf0_rl_reg/C	usbEngine1/u4/ubuf0_reg[31]/D	8.225	0.359	7.866	10.000	phyClk1_1	phyClk1_1
P = phyClk0_2		4 Path 148	1.633	1	560	usbEngine1/u1buf0_rl_reg/C	usbEngine1/u4/ubuf0_reg[11]/D	8.219	0.359	7.860	10.000	phyClk1_1	phyClk1_1
phyClk1_1		4 Path 149	1.638	1	560	usbEngine1/u1buf0_rl_reg/C	usbEngine1/u4/ubuf0_reg[31]/D	8.215	0.359	7.856	10.000	phyClk1_1	phyClk1_1
Setup 1.136 ns (10) Hold 0.028 ns (10)		4 Path 150	1.704	1	560	usbEngine1/u1buf0_rl_reg/C	usbEngine1/u4/buf0_reg[11]/D	8.117	0.359	7.758	10.000	phyClk1_1	phyClk1_1

#### Figure 63: Timing Summary Report: Intra-Clock Paths Details

## **Inter-Clock Paths Section**

Similar to the Intra-Clock Paths section, the Inter-Clock Paths section of the Timing Summary Report (shown in the following figure) summarizes the worst slack and total violations of the timing paths between different source and destination clocks.

#### Figure 64: Timing Summary Report Inter-Clock Paths Details

cl Console Log Reports Pa	ickage Pins Me	ssages Des	sign Runs	Power	Timing × Methodology DR	RC						?	_ 0 0
Q, , 素   ♠   ❶	Q,	л   🗞   Г	Л 🛛 🖌	Inter-Clock	Paths - cpuClk_5 to sysClk - Setup	)							
Inter-Clock Paths	^ Name	Slack ^1	Levels	High Fan	From	То	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Except
∽	3 Path 201	7.703	1	1	cpuEngine/pmd_o_reg[1]/C	or1200out[1]	4.051	2.630	1.421	10.000	cpuClk_5	sysClk	
Setup 7.703 ns (4)	3 Path 202	7.724	1	1	cpuEngine/pmd_o_reg[2]/C	or1200out[2]	4.030	2.611	1.419	10.000	cpuClk_5	sysClk	
Hold 0.819 ns (4)	1 Path 203	7.776	1	1	cpuEngine/pmd_o_reg[3]/C	or1200out[3]	3.978	2.666	1.312	10.000	cpuClk_5	sysClk	
> 🖹 phyClk0_2 to sysClk	1 Path 204	8.025	1	1	cpuEngine/pmd_o_reg[0]/C	or1200out[0]	3.673	2.626	1.047	10.000	cpuClk_5	sysClk	
> 🗁 phyClk1_1 to sysClk													
> 🖴 usbClk_3 to sysClk													

To view detailed information, click the names under Inter-Clock Paths in the left index pane. For example, you can view the slack and violations summary for each clock and details about the N-worst paths for SETUP/HOLD/Pulse Width checks. The N-worst is defined using the  $-max_paths$  on the command line or the maximum number of paths per clock or path group (GUI).

### **Other Path Groups Section**

The Other Path Groups section of the Timing Summary Report displays default path groups and user-defined path groups. The following figure shows an example of the Other Path Groups summary table. To access this table, select **Other Path Groups** in the left pane.



Console Log Reports	Package Pins Mes	sages Design	Runs Power	Timing	× Meth	odology	DRC						? _ [
Q   <u>≭</u>   <b>♦</b>   <b>0</b>	Q Other Path	Groups											
Timer Settings	Path Group	From Clock	To Clock	Edges (WNS)	WNS (ns)	TNS (ns)	Failing Endpoints (TNS)	Total Endpoints (TNS)	Edges (WHS)	WHS (ns)	THS (ns)	Failing Endpoints (THS)	Total Endpoints (THS)
Design Timing Summary Clock Summary (12)	**async_default**	wbClk_4	cpuClk_5	rise - rise	9.713	0.000	0	2934	rise - rise	0.471	0.000	0	2934
Check Timing (9)	**async_default**	wbClk_4	fftClk_0	rise - rise	0.066	0.000	0	1280	rise - rise	0.802	0.000	0	1280
Intra-Clock Paths	**async_default**	gt0_txusrclk_i	gt0_txusrclk_i	rise - rise	10.307	0.000	0	4	rise - rise	1.137	0.000	0	4
inter-Clock Paths	**async_default**	gt2_txusrclk_i	gt2_txusrclk_i	rise - rise	10.249	0.000	0	4	rise - rise	1.262	0.000	0	4
Other Path Groups	**async_default**	gt4_txusrclk_i	gt4_txusrclk_i	rise - rise	10.476	0.000	0	4	rise - rise	1.201	0.000	0	4
**async_default**	**async_default**	gt6_txusrclk_i	gt6_txusrclk_i	rise - rise	10.278	0.000	0	4	rise - rise	1.277	0.000	0	4
User Ignored Paths	**async_default**	wbClk_4	usbClk_3	rise - rise	0.092	0.000	0	328	rise - rise	0.515	0.000	0	328
Unconstrained Paths	**async_default**	sysClk	wbClk_4	rise - rise	2.791	0.000	0	143	rise - rise	1.192	0.000	0	143

Figure 65: Timing Summary Report: Path Groups Section

**TIP:** \*\*async\_default\*\* is a path group automatically created by the Vivado IDE timing engine. It includes all paths ending with an asynchronous timing check, such as recovery and removal. These two checks are respectively reported under SETUP and HOLD categories, which corresponds to max delay analysis and min delay analysis. Any groups you create using group\_path appear in this section as well. Any combination of source and destination clocks can be present in a path group.

## **User-Ignored Paths Section**

The User-Ignored Paths Section of the Timing Summary Report (shown in the following figure) displays the paths that are ignored during timing analysis due to the set\_clock\_groups and set\_false\_path constraints. The reported slack is infinite.

#### Figure 66: Timing Summary Report: User-Ignored Paths Section

Name       ∧ 1       Lev       High Fan       From       To       Total De       Logic De       Net De       Requirem       Sou         > NONE to gt0_txusrclk_i       ∧ 1       Lev       High Fan       From       To       Total De       Logic De       Net De       Requirem       Sou         > Poth to gt0_txusrclk_i       ∧ 1       ∧ 1       24       GTPRIN       mgtEngine/no_chipscop1_nxuserrdy_r_reg/CLR       5.914       0.755       5.159       ∞       input         Hold (2)       ∧ 1       ∧ 1       24       GTPRIN       mgtEngine/no_chipscop0_nxuserrdy_r_reg/CLR       5.533       0.755       4.778       ∞       input         > NONE to gt2_txusrclk_i       ∧ 1       24       GTPRIN       mgtEngine/no_chipscop0_nxuserrdy_r_reg/CLR       5.533       0.755       4.778       ∞       input         > NONE to gt4_txusrclk_i       ∧ 1       24       GTPRIN       mgtEngine/no_chipscop0_nxuserrdy_r_reg/CLR       5.533       0.755       4.778       ∞       input         > NONE to gt4_txusrclk_i       ∧ 1       24       GTPRIN       ∧ 1       ∧ 1       ∧ 1       ∧ 1       ∧ 1       ∧ 1       ∧ 1	Tcl Console Log Reports Pa	icka	ge Pins M	essage	s De	sign Runs	Power Timin	g × Methodology DRC				? _ [	
✓ User ignored Paths       Name       ∧ * Lev       High Pan       From       10       Total De       Logic De       Net De	Q   ¥   ♦   C   Ш   0		Q —	Н	$\diamond$	Ш	User Ignored Pa	ths - NONE - gt0_txusrclk_i - Setup					
Setup (2) Hold (2)         → Path         ∞         1         24         GTPRIN         mgtEngine/no_chipscop0_nxuserrdy_r_reg/CLR         5.533         0.755         4.778         ∞         input inpu	🖓 🗀 User Ignored Paths	^	Name	^1	Lev	High Fan	From	То	Total De	Logic De	Net De	Requirem	Sou
Hold (2)    NONE to gt2_tousrdk_i   NONE to gt4_tousrdk_i   NONE to gt6_tousrdk_i	✓		Ъ Path	00	1	24	GTPRIN	mgtEngine/no_chipscop1_rxuserrdy_r_reg/CLR	5.914	0.755	5.159	00	inp
NONE to gt2_tusrdk_i  NONE to gt4_tusrdk_i  NONE to gt6_tusrdk_i	Setup (2)		Ъ Path	00	1	24	GTPRIN	mgtEngine/no_chipscop0_rxuserrdy_r_reg/CLR	5.533	0.755	4.778	00	inp
$\checkmark$	<ul> <li>NONE to gt2_txusrclk_i</li> <li>NONE to gt4_txusrclk_i</li> </ul>	Ì	<										

### **Unconstrained Paths Section**

The Unconstrained Paths section of the Timing Summary Report displays the logical paths that are not timed due to missing timing constraints. These paths are grouped by source and destination clock pairs. The clock name information displays as empty (or NONE) when no clock can be associated with the path startpoint or endpoint.



cl Console Log Reports Packa	ge Pins	Messages D	esign Runs	Power	Timing	× Methodology	DRC	? _ 🗆 🖸
Q   X   ♦   C   💾   0	Ql	Jnconstrained Pa	ths					
Unconstrained Paths  NONE to NONE	Path Group	From Clock	To Clock					
> 🚍 clkfbout to NONE	(none)							
> 🚍 gt0_txusrclk_i to NONE	(none)	clkfbout						
> 🖴 gt2_txusrclk_i to NONE	(none)	gt0_txusrclk_i						
> 🗁 gt4_txusrclk_i to NONE	(none)	gt2_txusrclk_i						
> 🗅 gt6_txusrclk_i to NONE	(none)	gt4_txusrclk_i						
> 🗁 sysClk to NONE	(none)	gt6_txusrclk_i						
> 🖹 NONE to gt0_txusrclk_i	(none)	sysClk						

Figure 67: Timing Summary Report: Unconstrained Paths Section

## **Reviewing Timing Path Details**

You can expand most of the sections to show paths organized by clock pairs. For each SETUP, HOLD and Pulse Width sub-section, you can view the N-worst reported paths. Select any of these paths to view more details in the Path Properties window (Report tab).

To view the same details in a new window, double click the path.

For more information on timing path details, see Chapter 6: Performing Timing Analysis.

To access more analysis views for each path:

- 1. Right click the path in the right pane.
- 2. Select one of the following options from the popup menu:
  - Schematic: Open a Schematic of the path.
  - **Report Timing on Source to Destination:** Rerun timing analysis on this same path.
  - **Highlight:** Highlight the path in the Device and Schematic windows.

#### Filtering Paths with Violations

The report displays the slack value of failing paths in red. To focus on these violations, click the **Show only failing paths** button **•**.

The following figure shows the Timing Summary window with only failing paths displayed.



cl Console Log Reports Paci	age Pins Messages Design Runs Power	Timing × Methodology DRC	? _ 🗆
Q 🗶 🌲 C 🔛 🕛	Design Timing Summary		
General Information	Setup	Hold	Pulse Width
Design Timing Summary	Worst Negative Slack (WNS): -2.915 ns	Worst Hold Slack (WHS): 0.028 ns	Worst Pulse Width Slack (WPWS): 1.500 ns
Clock Summary (12)	Total Negative Slack (TNS): -6612.656 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Intra-Clock Paths	Number of Failing Endpoints: 7004	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
> byClk0_2	Total Number of Endpoints: 46285	Total Number of Endpoints: 46285	Total Number of Endpoints: 15989
Setup -1.226 ns (10)		· · · · · · · · · · · · · · · · · · ·	
> byClk1_1	Timing constraints are not met.		
Setup -1.848 ns (10)			
✓ ™ usbClk_3			
Setup -1.871 ns (10) ~			

Figure 68: Timing Summary Report: Violating Paths Filter

## **Report Clock Networks**

The Report Clock Network command can be run from:

- The Flow Navigator in the Vivado<sup>®</sup> IDE, or
- The Tcl command:

report\_clock\_networks -name {network\_1}

Report Clock Networks provides a tree view of the clock trees in the design. See the following figure. Each clock tree shows the clock network from source to endpoint with the endpoints sorted by type.



			-					
×	•	H	G					
> 🛄	gt0_txu	srclk_i	i (78.12 M	Hz) (drives	152 loads)			
> 🗳	gt2_txu	srclk_i	i (78.12 M	Hz) (drives	152 loads)			
> 🗳	gt4_txu	srclk_i	(78.12 M	Hz) (drives	152 loads)			
> 🗳	gt6_txu	srclk_i	(78.12 M	Hz) (drives	152 loads)			
~ 🖣	sysClk	(142.8	6 MHz) (d	rives 15357	7 loads)			
~	D sys	Clk						
	× 🕨	l (clkir	11_buf/l)					
	~		kin1_buf (					
			0 (clkin					
				Clk_int (sys				
					kgen/mmcm_adv_i			
			~		_adv_inst (MMCME	_		
					bout (142.86 MHz)			
					ICIk_5 (71.43 MHz)		-	
							cm_adv_inst/CLKOUT	0)
				~	_ cpuClk_5 (clkg			
					<ul> <li>I (clkgen/cl</li> <li>Clkout1</li> </ul>			
						-	en/clkout1_buf/O)	
							ICIk (clkgen/cpuClk)	
							FDCE (2881 loads)	
							FDPE (52 loads)	
							FDRE (384 loads)	
							FDSE (15 loads)	
					>		FIFO36E1 (2 loads)	
					>		RAMB18E1 (22 loads	)
					>		RAMB36E1 (11 loads)	)
				> ≞ fftC	lk_0 (142.86 MHz)	(drive	es 1436 loads)	
				> <u>™</u> > phy	CIk0_2 (142.86 MF	Hz) (d	drives 3785 loads)	
				> ™• phy	Clk1_1 (142.86 MF	Hz) (d	drives 3785 loads)	
				> ™∍usb	OCIK_3 (142.86 MH	z) (dr	rives 1480 loads)	
				> <u>™</u> wb(	Clk_4 (71.43 MHz)	(drive	es 1495 loads)	
			> 🖻	l (mgtEngin	ne/gt_usrclk_sourc	e/buf	fg_inst/I)	

#### Figure 69: Clock Networks

The clock trees:

- Show clocks defined by the user or generated automatically by the tool.
- Report clocks from I/O port to load.

*Note*: The full clock tree is only detailed in the GUI form of the report. The text version of this report shows only the name of the clock roots.

- Can be used to find BUFGs driving other BUFGs.
- Shows clocks driving non-clock loads.

There is a folder containing each primary clock and any generated clocks defined in the design. A separate folder displays each unconstrained clock root.



Use the filter Ports, Nets, Instances, and related buttons to reduce the amount of data displayed

in the clock tree. The filter options can be viewed by clicking on the ~

icon.

#### Figure 70: Clock Networks Filter

Tcl Console Messages Timing Clock Networks ×	? _ 🗆 🖸
꽃 ≑ 붜 C	•
> bgt0_txusrclk_i (78.12 MHz) (drives 152 loads)	Check All
> ➡ gt2_txusrclk_i (78.12 MHz) (drives 152 loads)	✓ D Ports
> ms gt4_txusrclk_i (78.12 MHz) (drives 152 loads)	
ms gt6_txusrclk_i (78.12 MHz) (drives 152 loads)     ms gt6_txusrclk_i (78.12 MHz) (drives 45257 loads)	🗹 🔟 Nets
<ul> <li>✓ SysClk (142.86 MHz) (drives 15357 loads)</li> <li>✓ D sysClk</li> </ul>	🖌 🔟 Cells
✓ ► I (clkin1 buf/l)	🖌 🖻 Input Pins
<ul> <li>clkin1_buf (IBUF)</li> </ul>	🗸
✓	
✓ _ sysClk_int (sysClk_int)	Clock Endpoints
CLKIN1 (clkgen/mmcm_adv_inst/CL)	🗹 🕅 Non-Clock Endpoints
network_1 ×	

To view a schematic of the clock path:

- 1. Select an object in the tree.
- 2. Run the Trace to Source popup command.

# **Report Clock Interaction**

To view the Clock Interaction Report, select one of the following:

- Reports  $\rightarrow$  Timing  $\rightarrow$  Report Clock Interaction
- Flow Navigator → Synthesis → Report Clock Interaction
- Flow Navigator → Implementation → Report Clock Interaction

Equivalent Tcl command: report\_clock\_interaction -name clocks\_1

When run from the Tcl console, the interaction report can be scoped to one or more hierarchical cells using the <code>-cells</code> option. When the report is scoped, only paths with the datapath section that start, end, cross, or are fully contained inside the cell(s) are reported.

## **Report Clock Interaction Dialog Box**

In the Vivado<sup>®</sup> IDE, the Report Clock Interaction dialog box includes the following:



- Results Name Field
- Command Field
- Open in a New Tab Check Box
- Options Tab
- Timer Settings Tab

### Results Name Field

The Results name field at the top of the Report Clock Interaction dialog box specifies the name of the graphical report that opens.

Equivalent Tcl option: -name

### Command Field

Use the Command field to display the Tcl command line equivalent of the various options specified in the Report Clock Interaction dialog box.

## Open in a New Tab Check Box

Use the Open in a New Tab check box to either: open the results in a new tab, or replace the last tab opened by the Results window.





## **Options** Tab

<u>e</u> sults name	: timing_1
<b>O</b> ptions	Timer <u>S</u> ettings
_	
Report	
🗌 Re	port from <u>c</u> ells:
Delay	type: min_max 🗸
Signifi	cant digits: 3 🗘
File Outpu	t
Exp	ort to file:
	Overwrite Append

#### Figure 71: Report Clock Interaction: Options Tab

The Options tab of the Report Clock Interaction dialog box contains the following:

- Report from Cells Field
- Delay Type Field
- Significant Digits Field
- File Output Section

## **Report from Cells Field**

Enable to limit the timing reporting on the particular cell(s) of the design. Only paths with the datapath section that start, end, cross, or are fully contained inside the cell(s) are reported.

Equivalent Tcl option: -cells



## Delay Type Field

Use the Delay Type field to set the type of analysis to be run.

- For synthesized designs, only max delay analysis (setup/recovery) is performed by default.
- For implemented designs, both min delay and max delay analysis (setup/hold, recover/ removal) are performed by default.

To run min delay analysis only (hold and removal), select delay type min.

Equivalent Tcl option: -delay\_type

## Significant Digits Field

Use the Significant Digits field to specify the number of significant digits in the reported values. The default is three.

Equivalent Tcl option: -significant\_digits

## File Output Section

The File Output section includes:

• Write Results to File: Use the Write Results to File field to write the result to a specified file. In the Vivado IDE, the report is displayed in the Clock Interaction window.

Equivalent Tcl option: -file

• **Overwrite/Append**: Select the Overwrite/Append option buttons to determine whether, when the report is written to a file: (1) the specified file is overwritten, or (2) new information is appended to an existing report.

Equivalent Tcl option: -append

## **Timer Settings Tab**

For details on this tab, see Timer Settings Tab.

## **Details of the Clock Interaction Report**

The Clock Interaction report analyzes timing paths that cross from one clock domain (the source clock) into another clock domain (the destination clock). The Clock Interaction report helps to identify cases in which there may be data loss or metastability issues.





After you run the Report Clock Interaction command, the results open in the Clock Interaction window. As shown in the following figure, the Clock Interaction Report displays as a matrix of clock domains with the source clocks in the vertical axis and the destination clocks in the horizontal axis.



#### Figure 72: Report Clock Interaction

### **Matrix Color Coding**

The tiles of the matrix are color coded. The colors of the matrix are determined by the background color of the graphical editors as defined under **Tools**  $\rightarrow$  **Settings**  $\rightarrow$  **Colors**  $\rightarrow$  **Clock Interaction Chart** or by selecting the gear on the Clock Interactions tab. For more information, see the this link in the Vivado Design Suite User Guide: Using the Vivado IDE (UG893). To hide the legend, click the ? button on the toolbar on the left of the matrix.

- No Path (black): There are no timing paths that cross from the source clock to the destination clock. In this case, there is no clock interaction and nothing to report.
- **Timed (green):** The source clock and destination clock have a synchronous relationship, and are safely timed together. This state is determined by the timing engine when the two clocks have a common primary clock and a simple period ratio.



- User Ignored Paths (dark blue): User-defined false path or clock group constraints cover all paths crossing from the source clock to the destination clock. When the interaction report is run for hold analysis only (-delay\_type min) and the source clock and destination clock are covered with a set\_max\_delay -datapath\_only constraint, the Clock Pair Classification is reported as *ignored* (the GUI category is User Ignored Paths) and the Inter-Clock Constraints are reported as *Auto Generated False Path* due to the implicit false path derived from the max delay datapath only.
- **Partial False Path (light blue):** User-defined false path constraints cover some of the timing paths crossing from the source clock to the destination clock where the source clock and destination clock have a synchronous relationship.
- **Timed (Unsafe) (red):** The source clock and destination clock have an asynchronous relationship. In this case, there is no common primary clock or no expandable period. For more information on asynchronous and unexpandable clocks, see the this link in the Vivado Design Suite User Guide: Using Constraints (UG903).
- **Partial False Path (Unsafe) (orange):** This category is identical to Timed (Unsafe), except that at least one path from the source clock to the destination clock is ignored due to a false path exception.
- Max Delay Datapath Only (gray): A set\_max\_delay -datapath\_only constraint covers all paths crossing from the source clock to the destination clock

**IMPORTANT!** The color of a cell in the matrix reflects the state of the constraints between clock domains, not the state of the timing paths' worst slack between the domains. A green cell does not indicate that the timing is met, only that all timing paths that cross clock domains are properly timed, and that their clocks have a known phase relationship.

### **Clock Pair Classification**

The Clock Pair Classification column provides information about the missing common primary clock, missing common node, missing common phase, and missing common period between two clocks, as well as the presence of a virtual clock.

The possible values, from the highest to the lowest priority, are listed below. As soon as a condition is detected, the report command does not perform the remaining checks.

• **Ignored:** When the clock pair is entirely covered by a clock group, a false path, or a max delay datapath only, the analysis is ignored.

*Note*: When a clock pair is covered by a max delay datapath only, the Inter-Clock Constraints are reported as Max Delay Datapath Only during setup analysis and as Auto Generated False Path during hold analysis (-delay\_type min).

• Virtual Clock: At least one of the clocks is virtual, and common primary clock or common node checks do not apply.




- No Common Clock: The two clocks do not have a common primary clock.
- No Common Period: The periods of the two clocks are not expandable.
- **Partial Common Node:** The two clocks appear synchronous, but a subset of the crossing paths does not have a common node and cannot be safely timed.
- No Common Node: The two clocks appear synchronous, but the crossing paths do not have a common node.
- No Common Phase: The two clocks do not have a known phase relationship.
- Clean: None of the above conditions applies.

### Filtering the Clocks

To filter the source clocks displayed in the Clock Interaction report:

- 1. Click on the settings button to display the Clock Visibility.
- 2. Select the source clocks to display. The list of destination clocks that are displayed in the table is automatically derived from the selected source clocks.

The Clock Visibility filter reduces the matrix complexity by limiting the number of clocks, but does not reduce the number of clock interactions reported in the table below the matrix. You can also show and hide the clocks that do not directly time a logical path in the design by clicking the Hide Unused Clocks button in the toolbar. Because these clocks do not contribute to WNS/TNS/WHS/THS computation, they are hidden by default.



#### Figure 73: Clock Interaction View Layers



## **Clock Pairs Slack Table**

The table below the matrix provides a comprehensive overview of the timing slack for setup/ recovery and/or for hold/removal for source/destination clock pair. It also shows useful information about path requirement of the worst paths, common primary clock and constraints status. See Details of the Clock Interaction Report. This provides details not displayed in the matrix above.

#### Sorting the Data

To sort the data in the table in increasing or decreasing values, single click multiple times on a column header.

#### **Selecting Cells and Rows**

Selecting a cell in the matrix cross-selects a specific row of the table below.

Selecting a row from the table highlights a cell in the matrix above.

#### **Table Columns**

The table columns are:

- **ID:** A numeric ID for the source/destination clock pair being displayed.
- Source Clock: The clock domain from which the path originates.
- **Destination Clock:** The clock domain within which the path terminates.
- Edges (WNS): The clock edges used to calculate the worst negative slack for max delay analysis (setup/recovery).
- WNS (Worst Negative Slack): The worst slack calculated for various paths crossing the specified clock domains. A negative slack indicates a problem in which the path violates a required setup (or recovery) time.
- **Total Negative Slack:** The sum of the worst slack violation for all the endpoints that belong to paths crossing the specified clock domains.
- Failing Endpoints: The number of endpoints in the crossing paths that fail to meet timing. The sum of the violations corresponds to TNS.
- Total Endpoints (TNS): The total number of endpoints in the crossing paths.
- Path Req (WNS): The timing path requirement corresponding to the path reported in the WNS column. There can be several path requirements between any clock pairs if both rising and falling edges are active for at least one of the two clocks, or some timing exceptions have been applied on paths between the two clocks. The value reported in this column is not always the most challenging requirement.



For more information, see Path Requirement.

- Clock Pair Classification: Provides information about the common node and common period between the clock pair. From highest to lowest precedence: Ignored, Virtual Clock, No Common Clock, No Common Period, Partial Common Node, No Common Node, No Common Phase, and Clean. See Clock Pair Classification.
- Inter-Clock Constraints: Shows the constraints summary for all paths between the source clock and destination clock. The possible values are listed in the Matrix Color Coding. Following are example definitions of these constraints:

```
set_clock_groups -async -group wbClk -group usbClk
set_false_path -from [get_clocks wbClk] -to [get_clocks cpuClk]
```

When the min delay analysis is also selected (hold/removal), the following columns also appear in the table:

- Edges (WHS): The clock edges used to calculate the worst hold slack.
- WHS (Worst Hold Slack): The worst slack calculated for various paths crossing the specified clock domains. A negative slack indicates a problem in which the path violates a required hold (or removal) time.
- **THS (Total negative Hold Slack)::** The sum of the worst slack violation for all the endpoints that belong to paths crossing the specified clock domains for min delay analysis (hold/removal).
- Failing Endpoints (THS): The number of endpoints in the crossing paths that fail to meet timing. The sum of the violations corresponds to THS.
- **Total Endpoints (THS):** The total number of endpoints in the crossing paths for min delay analysis (hold/removal).
- Path Req (WHS): The timing path requirement corresponding to the path reported in the WHS column. Like with WNS, there can be several possible path requirements for min delay analysis between two clocks, and the value reported in this column does not always correspond to the most challenging ones.

For more information, see Chapter 6: Performing Timing Analysis.

One or multiple clock pairs can be selected from the table. Report Timing between a selected source/destination clock pair can be run from the popup menu.

#### **Exporting the Table**

Run the Export to Spreadsheet command to export the table to an XLS file for use in a spreadsheet.



## **Report Pulse Width**

The Pulse Width Report (shown in the figure below) checks that the design meets min period, max period, high pulse time, and low pulse time requirements for each instance clock pin. It also checks that the maximum skew requirement is met between two clock pins of a same instance in the implemented design (for example, PCIe<sup>®</sup> clocks). The pulse width slack equations do not include jitter or clock uncertainty.

Equivalent Tcl command: report\_pulse\_width

When run from the Tcl console, the pulse width report can be scoped to one or more hierarchical cells using the -cells option. When the report is scoped, only pins included inside the cell(s) are reported. This option is not available from the Report Pulse Width GUI.

*Note*: Xilinx<sup>®</sup> Integrated Software Environment (ISE) Design Suite implementation calls this check Component Switching Limits.

#### Figure 74: Report Pulse Width

¥ ♦ C 💾		Q Clocks - us	bClk_3 - Ti	iming Checks						
Timing Checks (4)	^	Check Type	Corner	Lib Pin	Reference Pin	Required	Actual	Slack ^1	Location	Pin
gt6_txusrclk_i (3)		Low Pulse Width	Slow	FDCE/C	n/a	0.400	3.500	3.100	SLICE_X4Y43	usbEngine0/dma_out/bufferfo.next_wr_addr_reg[
Timing Checks (3)		High Pulse Width	Slow	FDRE/C	n/a	0.350	3.500	3.150	SLICE_X2Y46	OpMode_pad_0_o_reg[0]/C
v usbClk_3 (4)		Min Period	n/a	RAMB36E1/CLKARDCLK	n/a	2.095	7.000	4.905	RAMB36_X2Y0	usbEngine0/usbEngineSpyRam_reg_0/CLKARD.
Timing Checks (4)		Max Period	n/a	MMCME2_ADV/CLKOUT2	n/a	213.360	7.000	206.360	MMCME2_ADV_X0Y0	clkgen/mmcm_adv_inst/CLKOUT2
<ul> <li>sysClk (4)</li> </ul>										

## **Report Timing**

Read Report Timing to view specific timing paths at any point of the flow after synthesis when you need to further investigate timing problems reported by Report Timing Summary, or you want to report the validity and the coverage of particular timing constraints. Report Timing does not cover Pulse Width reports.

When run from the Tcl console or the GUI, the timing report can be scoped to one or more hierarchical cells using the -cells option. When the report is scoped, only paths with the datapath section that start, end, cross, or are fully contained inside the cell(s) are reported.

## **Running Report Timing**

If a design is already loaded in memory, you can run Report Timing from the menu, the Clock Interaction Report, or the Report Timing Summary paths list.



### Running Report Timing from the Menu

To run Report Timing from the Menu, select **Reports**  $\rightarrow$  **Timing**  $\rightarrow$  **Report Timing**.

### Running Report Timing from the Clock Interaction Report

To run Report Timing from the Clock Interaction Report:

- 1. Select a from/to clock pair.
- 2. Right-click and select **Report Timing** to run a report from or to the selected clocks.

### Running Report Timing from a Paths List

To run Report Timing from a Paths List:

- 1. Select a path.
- 2. Right-click and select Report Timing to run a report between the selected path startpoint endpoint.

Equivalent Tcl command: report\_timing

When setting specific Report Timing options, you can view the equivalent report\_timing command syntax in:

- The Command field at the bottom of the dialog box, and
- The Tcl console after execution

The report\_timing options are listed along with the dialog box description in the following section. Overall, the Report Timing options are identical to the Report Timing Summary options, plus a few additional filtering options.



## **Report Timing Dialog Box**

## Targets Tab



🔥 Report Timing		×
Generate a timing report.		4
Results name: timing_1		$\otimes$
Targets Options Adva	nced Timer Settings	
Start Points		
<u>F</u> rom: [get_clocks {usb	Clk_3}] 🛞	Transition rise/fall 🗸
Through Points		
Th <u>r</u> ough: [get_nets {cp	ıEngine/or1200_cpu/sprs_dataout[*]}] 🛞 Tran	sition rise/fall 👻 🕂
Ford Delate		
End Points To: [get_clocks {usbCli	_5 sysClk}]	Transition rise/fall V
Command: sbClk_5 sysClk}] -	delay_type min_max -max_paths 10 -sort_by group -inpu	it_pins -routable_nets -name tim
<ul> <li>Open in Timing Analysis la</li> </ul>	yout	
(?)		OK Cancel
0		

Report Timing provides several filtering options that you must use in order to report a particular path or group of paths. The filters are based on the structure of a timing path.

• Startpoints (From): List of startpoints, such as sequential cell clock pins, sequential cells, input ports, bidirectional ports or source clock.

If you combine several startpoints in a list, the reported paths will start from any of these netlist objects.

The Rise/Fall filter selects a particular source clock edge.

Equivalent Tcl option: -from, -rise\_from, -fall\_from

• Through Points (Through): List of pins, ports, combinational cells or nets.

You can combine several netlist objects in one list if you want to filter on paths that traverse any of them.



You can also specify several Through options to refine your filters and report paths that traverse all groups of through points in the same order as they are listed in the command options.

The Rise/Fall filter applies to the data edge.

**RECOMMENDED:** Use the default value (Rise/Fall).

Equivalent Tcl option: -through, -rise\_through, -fall\_through

• Endpoints (To): List of endpoints, such as input data pins of sequential cells, sequential cells, output ports, bidirectional ports or destination clock.

If you combine several endpoints in a list, the reported paths will end with any of these netlist objects.

In general, the Rise/Fall option selects a particular data edge. But if you specified a destination clock, it selects a particular clock edge.

Equivalent Tcl option: -to, -rise\_to, -fall\_to

The Targets tab in the Report Timing dialog box (see the previous figure) defines the paths from the rising clock edge of usbClk\_3, through any of the cpuEngine/or1200\_cpu/sprs\_dataout[\*] nets, to either edge of cpuClk\_5 or sysClk.

### **Options** Tab

The Options tab contains the following options:

- Reports
- Path Limits
- Path Display

#### Reports

- Path delay type: See Report Section.
- Do not report unconstrained paths: By default, Report Timing reports paths that are not constrained if no path that matches the filters (from/through/to), is constrained. Check this box if you do not want to display unconstrained paths in your report.

Equivalent Tcl option: -no\_report\_unconstrained

#### **Path Limits**

- Number of paths per group: See Report Timing Summary.
- Number of paths per endpoint: See Report Timing Summary.



• Limit paths to group: Filters on one or more timing path groups. Each clock is associated to a group. The Vivado IDE timing engine also creates default groups such as <code>\*\*async\_default\*\*</code> which groups all the paths ending with a recovery or removal timing check.

Equivalent Tcl option: -group

#### **Path Display**

• Display paths with slack greater than: Displays the reported paths based on their slack value.

Equivalent Tcl option: -slack\_greater\_than

- Display paths with slack less than: See Report Timing Summary.
- Number of significant digits: See Report Timing Summary.
- Sort paths by: Displays the reported paths by group (default) or by slack. When sorted by group, the N worst paths for each group and for each type of analysis (-delay\_type min/max/min\_max) are reported.

The groups are sorted based on their individual worst path. The group with the worst violation appears at the top of the list.

When sorted by slack, the N worst paths per type of analysis are reported (all groups combined) and are sorted by increasing slack.

Equivalent Tcl option: -sort\_by

### Advanced Tab

The Advanced tab has the same options as Report Timing Summary.

### Timer Settings Tab

The Timer Settings tab has the same options as Report Timing Summary.

# **Reviewing Timing Path Details**

After you click **OK** to run the report command, a new window opens. You can now review its content. You can view the N-worst paths reported for each type of selected analysis (min/max/min\_max).

The following figure shows the Report Timing window in which both min and max analysis (SETUP and HOLD) were selected, and N=4.



2   素   �   <sup>»</sup>	Q   ¥   ♦	- H	$\otimes$	Ш	Timing Checks - Hold			
General Information	Name	Slack ^1 L	evels	High Fanout	From	То	Total Delay	Logic Delay
Settings	👻 🖹 Constrained P	aths (1)						
Timing Checks (20)	CpuClk_5 (1)	10)						
Setup (10)	4 Path 1	1.292	7	165	usbEngine0/u4/inta_reg/C	cpuEngine/cpum_reg/DIADI[2]	2.072	0.358
Hold (10)	4 Path 2	1.373	7	165	usbEngine0/u4/inta_reg/C	cpuEngine/or12036_s36/DIADI[4]	2.159	0.358
	Path 3	1.416	7	165	usbEngine0/u4/inta_reg/C	cpuEngine/or12036_s36/DIADI[2]	2.201	0.358
	4 Path 4	1.445	8	165	usbEngine0/u4/inta_reg/C	cpuEngine/or120and_b_reg[4]/D	2.062	0.386
	4 Path 5	1.456	7	165	usbEngine0/u4/inta_reg/C	cpuEngine/or126_s36/DIBDI[3]	2.241	0.358
	4 Path 6	1.463	7	165	usbEngine0/u4/inta_reg/C	cpuEngine/or12036_s36/DIADI[6]	2.248	0.358
	le Path 7	1.491	7	165	usbEngine0/u4/inta_reg/C	cpuEngine/or126_s36/DIBDI[5]	2.276	0.358
			-	105	1 - 1 - AL - 10 - 10		0.000	0.000

Select any of these paths to view more details in the Path Properties window (Report tab).

•	Path 1				+					
1	Summary									
-	Name	l Path 1								
	Slack (Hold)	<u>1.292ns</u>								
	Source	usbEngine0/u4/inta_reg/C (rising edge-triggered cell FDRE clocked by usbClk_3 {rise@0.000ns f								
	Destination	cpuEngine/cpu_dbg_dat_o/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[2] (ris								
	Path Group	cpuClk_5								
	Path Type	Hold (Min at Fast Process Corner)								
	Requirement	0.000ns (cpuClk_5 rise@0.000ns - us	bClk_3 rise	@0.000ns)						
	Data Path Delay	2.072ns (logic 0.358ns (17.275%) route 1.714ns (82.725%))								
	Logic Levels	7 (LUT2=1 LUT5=2 LUT6=3 MUXF7=1)								
	Clock Skew	0.283ns								
	Clock Utainty	0.202ns								
~	Source Clock Path									
1										
	Delay Type		Incr (ns)	Path (n	Location	Netlist Res				
		ise edge)	Incr (ns) (r)00	Path (n 0.000	Location	Netlist Res				
	Delay Type	ise edge)			Location Site: P23					
	Delay Type	ise edge)	(r)00	0.000		Netlist Res				
	Delay Type (clock usbClk_3 r	ise edge)	(r)00 (r)00	0.000		D sysClk				
	Delay Type (clock usbClk_3 r		(r)00 (r)00	0.000	Site: P23	<ul> <li>D sysClk</li> <li>✓ sysClk</li> <li>D clkin1_</li> </ul>				
	Delay Type (clock usbClk_3 n net (fo=0)		(r)00 (r)00 0.000	0.000	Site: P23 Site: P23	D sysClk ✓ sysClk				
	Delay Type (clock usbClk_3 r net (fo=0) IBUF (Prop ibuf 1		(r)00 (r)00 0.000 (r)09	0.000 0.000 0.000 0.109	Site: P23 Site: P23	<ul> <li>sysClk</li> <li>sysClk</li> <li>clkin1_</li> <li>clkin1_</li> </ul>				
	Delay Type (clock usbClk_3 r net (fo=0) IBUF (Prop ibuf I net (fo=2, routed)		(r)00 (r)00 0.000 (r)09	0.000 0.000 0.000 0.109	Site: P23 Site: P23 Site: P23	sysClk sysClk sysClk clkin1_				

Figure 77: Timing Path Properties Window

To view the same details in a new window, double click the path.

For more information on timing path details, see Chapter 6: Performing Timing Analysis.



To access more analysis views for each path, right-click the path in the right pane and select one of the following actions:

- View the timing path Schematic.
- Rerun timing analysis on the same startpoint and endpoint of the selected path.
- Highlight the path in the Device and Schematic windows.

# **Filtering Paths with Violation**

The report displays the slack value of failing paths in red. To focus on these violations, click **Show only failing checks mode**.

# **Report Datasheet**

The Report Datasheet command reports the operating parameters of the FPGA for use in system-level integration.

# **Report Datasheet Dialog Box**

In the Vivado<sup>®</sup> IDE, select **Reports**  $\rightarrow$  **Timing**  $\rightarrow$  **Report Datasheet** to open the Report Datasheet dialog box. See the following figure.





### Report Datasheet Dialog Box: Options Tab

Report Datasheet
Create a datasheet report for the current design. The datasheet has the timing characteristics of a design at the I/O pads.
Options Groups Timer Settings
Results name: timing_1
Report
Report all process corners separately     Significant digits: 3
<u>W</u> rite results to file:     Oyerwrite Append
Ignore command errors (quiet mode)       Suspend message limits during command execution
Command: report_datasheet -name timing_1
<ul> <li>✓ Open in a new tab</li> <li>Open in Timing Analysis layout</li> </ul>
OK     Cancel

#### Figure 78: Report Datasheet Dialog Box: Options Tab

The Report Datasheet Dialog Box Options tab includes the following:

• Results name: Specifies the name for the returned results of the Report Datasheet command. The report opens in the Timing window of the Vivado IDE with the specified name.

Equivalent Tcl option: -name

• Sort by: Sorts the results by port name or by clock name.

Equivalent Tcl option: -sort\_by

• Report all process corners separately: Reports the data for all defined process corners in the current design.

Equivalent Tcl option: -show\_all\_corners

• Significant digits: Specifies the number of significant digits in the reported values. The default is three.

Equivalent Tcl option: -significant\_digits



• Write results to file: Write the result to the specified file name. By default the report is written to the Timing window in the Vivado IDE.

Equivalent Tcl option: -file

• Overwrite / Append: When the report is written to a file, determines whether the specified file is overwritten, or new information is appended to an existing report.

Equivalent Tcl option: -append

• Ignore command errors: Executes the command quietly, ignoring any command line errors and returning no messages. Returns TCL\_OK regardless of any errors encountered during execution.

Equivalent Tcl option: -quiet

• Suspend message limits: Temporarily overrides any message limits. Returns all messages from this command.

Equivalent Tcl option: -verbose

- Command: Displays the Tcl command line equivalent of the various options specified in the Report Datasheet dialog box.
- Open in a new tab: Opens the results in a new tab, or replaces the last tab opened by the Results window.
- Open in Timing Analysis layout: Resets the current view layout to the Timing Analysis view layout.

#### Report Datasheet Dialog Box: Groups Tab

Figure 79: Report Datasheet Dialog Box: Groups Tab

🝌 Report Da	atasheet						×
Create a data of a design at		t for the current des 3.	sign. The datas	heet has th	e timing chara	cteristics	~
<u>O</u> ptions	Gro <u>u</u> ps	Timer Settings					
1. Referen							
Pol	ts					+	
Command:	report_data	asheet -name timii	ng_1				
🗸 Open in	a new ta <u>b</u>						
Open in	Ti <u>m</u> ing Ana	lysis layout					
?					ОК	Cance	el





The Report Datasheet dialog box Groups tab allows you to define your own custom group of ports for analysis by specifying the reference port and additional ports to report. When Groups are not specified, the timer automatically finds the group of output ports based on the launching clock, and reports skew based on that clock.

The Report Datasheet dialog box Groups tab includes:

• Reference: Specifies the reference port for skew calculation. In most cases, this will be a clock port of a source synchronous output interface.

Equivalent Tcl option: -group

- Ports: Defines additional ports to report.
  - Notice the + and (plus and minus) buttons to the right of the Ports field.
  - The + (plus) button specifies multiple groups, each with its own reference clock port allowing you to define a new group of ports, including a new reference port.
  - The (minus) button removes additional groups of ports as needed.

### Report Datasheet Dialog Box: Timer Settings Tab

For details on this tab, see Timer Settings Tab .

# **Details of the Datasheet Report**

### **General Information**

This section provides details of the design and Xilinx<sup>®</sup> device, and the tool environment at the time of the report.

- Design Name: The name of the design
- Part: The target Xilinx part and speed file information
- Version: The version of the Vivado tools used when the report was generated
- Date: The date and timestamp of the report
- Command: The command line used to generate the report

### Input Ports Setup/Hold

The report displays worst-case setup and hold requirements for every input port with regard to the reference clock. The internal clock used to capture the input data is also reported.





### Max/Min Delays for Output Ports

Shows worst-case maximum and minimum delays for every output port with regard to the reference clock. The internal clock used to launch the output data for is also reported.

### Setup Between Clocks

For every clock pair, the worst-case setup requirements are reported for all clock edge combinations.

# Setup/Hold for Input Buses

Input buses are automatically inferred and their worst-case setup and hold requirements are displayed. Worst case data window for the entire bus is the sum of the largest setup and hold values. If the input ports are constrained, the slack is also reported.

An optimal tap point is reported for input clocks with IDELAY defined. The optimal tap point can be used to configure IDELAY for balanced setup and hold slack.

The source offset is the delta between two windows. The first window is defined by the setup and hold time of the input port with regard to the clock. The second window is derived from the input delay and the clock period. If the input clock is offset with this value, then it will be in the center of the window.

The following figure reports a design in which a DDR input bus,  $vsf_data[0:9]$ , has a worst case data window of 1.663 ns. The ideal clock offset is 1.063 ns.





Q <u>∓</u> ♦ C »	Q 🚺 Setu	p/Hold for	Input Bu	ises - Clocked by v	sf_clk_1	l - vsf_d	lata_1			
General Information Input Ports Setup/Hold	Source	Setup	Setup Edge	Setup Process Corner	Hold	Hold Edge	Hold Process Corner	Setup Slack	Hold Slack	Source Offset to Center
Output Ports Clock-to-out	✓ vsf_data_1[0]	-0.252	Rise	FAST	1.842	Rise	SLOW	2.752	-1.842	3.547
Combinational Delays	✓ vsf_data_1[0]	-0.243	Fall	FAST	1.828	Fall	SLOW	2.743	-1.828	3.535
Setup between Clocks	✓ vsf_data_1[1]	-0.267	Rise	FAST	1.859	Rise	SLOW	2.767	-1.859	3.563
Setup/Hold for Input Buses	✓ vsf_data_1[1]	-0.263	Fall	FAST	1.854	Fall	SLOW	2.763	-1.854	3.558
Clocked by vsf_clk_1	wsf_data_1[2]	-0.274	Rise	FAST	1.862	Rise	SLOW	2.774	-1.862	3.568
vsf_data_1	wsf_data_1[2]	-0.284	Fall	FAST	1.878	Fall	SLOW	2.784	-1.878	3.581
Max/Min Delays for Output Bus	wsf_data_1[3]	-0.276	Rise	FAST	1.895	Rise	SLOW	2.776	-1.895	3.585
<ul> <li>Clocked by vsf_clk_1</li> </ul>	wsf_data_1[3]	-0.280	Fall	FAST	1.893	Fall	SLOW	2.780	-1.893	3.586
led	wsf_data_1[4]	-0.237	Rise	FAST	1.832	Rise	SLOW	2.737	-1.832	3.534
<ul> <li>Clocked by refclk_200_p</li> </ul>	wsf_data_1[4]	-0.238	Fall	FAST	1.824	Fall	SLOW	2.738	-1.824	3.531
vsf_data_2	✓ vsf_data_1[5]	-0.232	Rise	FAST	1.815	Rise	SLOW	2.732	-1.815	3.523
	✓ vsf_data_1[5]	-0.242	Fall	FAST	1.830	Fall	SLOW	2.742	-1.830	3.536
	Image: white w	-0.270	Rise	FAST	1.873	Rise	SLOW	2.770	-1.873	3.571
	Worst Case Data V Ideal Clock Offset to			663 ns 063 ns						

#### Figure 80: Setup and Hold Delays for Input Buses

*Note*: The optimal tap point can be specified by using the Tcl command:

set\_property IDELAY\_VALUE 13 [get\_cells idelay\_clk]

### Max/Min Delays for Output Buses

Output buses are automatically inferred and their worst case maximum and minimum delays are displayed. The bus skew is also reported. For bus skew calculation, one bit is considered as the reference and the offset of every other bit is calculated with respect to this reference bit. The worst offset is the skew for the entire bus.

### Max/Min Delays for Groups

For Source Synchronous Output Interfaces, the output skew is desired with regard to the forwarded clock. A custom group report can be generated by specifying the reference port as the forwarded clock port. This table looks similar to "max/min delays for output buses" except the reference port is used as the reference bit for calculating source offset and bus skew.

Note: This section might be hidden if empty.



As an example, for a DDR output skew calculation, if multiple bits (for example, rldiii\_a[0-19], rldiii\_ba[0-3], rldiii\_ref\_n, rldiii\_we\_n) should be grouped together with regard to the forwarded clock port (rldiii\_ck\_n[0]), the following command can be used:

```
report_datasheet -group [get_ports {rldiii_ck_n[0] rldiii_a[*] rldiii_ba[*]
rldiii_ref_n rldiii_we_n}] -name timing_1
```

The first port in the group list is considered the reference pin.

For all these sections, the worst case data is calculated from multi-corner analysis. If - show\_all\_corners is used, the worst case data is reported for each corner separately.

The following figure shows the report data sheet for this example.

2 ≚ ≑ C 📕	Q 🚺 Max/M	lin Delays for	Groups	- Clocked by sy	s_cik - ri	liii_ck_	n[0]	
General Information Input Ports Setup/Hold	Source	Setup	Setup Edge	Setup Process Corner	Hold	Hold Edge	Hold Process Corner	Source Offset to Center
Output Ports Clock-to-out	-	7.914	Rise	SLOW	4.821	Rise	FAST	0.000
Setup between Clocks	-	7.914	Fall	SLOW	4.821	Fall	FAST	0.000
Max/Min Delays for Output Buses	-	7.778	Rise	SLOW	4.875	Rise	FAST	0.136
Max/Min Delays for Groups	-	7.795	Rise	SLOW	4.893	Rise	FAST	0.119
<ul> <li>Clocked by sys_clk</li> </ul>	-	7.796	Rise	SLOW	4.894	Rise	FAST	0.117
rldiii_ck_n[0]	-	7.789	Rise	SLOW	4.887	Rise	FAST	0.124
	-	7.804	Rise	SLOW	4.903	Rise	FAST	0.109
	·∕ rldiii_a[14]	7.795	Rise	SLOW	4.894	Rise	FAST	0.119
	🕢 rldiii_a[13]	7.807	Rise	SLOW	4.906	Rise	FAST	0.106
	-	7.809	Rise	SLOW	4.908	Rise	FAST	0.105
	-	7.836	Rise	SLOW	4.933	Rise	FAST	0.112
	-	7.834	Rise	SLOW	4.930	Rise	FAST	0.109
	-	7.828	Rise	SLOW	4.926	Rise	FAST	0.105
		7,000	D:	0.000	1 000	D:	E ACT	0.100
	Bus Skew: 0.143 n	5						

#### Figure 81: Report Data Sheet Max/Min Delay Example

# **Report Exceptions**

You can use the Report Exceptions command anywhere in the flow after the synthesis. The Report Exception command reports the following information:

- All the timing exceptions that have been set in the design and that are affecting timing analysis
- All the timing exceptions that have been set in the design but that are being ignored as they are overridden by other timing exception



The timing exceptions analyzed by the Report Exception command are (in the order of precedence):

- clock groups
- false paths
- max/min delays
- multicycle paths

The Report Exception is a powerful command to help debugging issues related to timing exceptions. Some designs have timing constraints with complex timing exceptions. Because the timing exceptions have different priorities, it can quickly become difficult to understand which timing exceptions might be partially or fully ignored by other exception(s). The Report Exception reports timing exceptions that are partially overridden, as well as those that are totally overridden. It also provides a hint to the overriding constraint(s).

For more information about the report\_exceptions command line options, refer to this link in the Vivado Design Suite Tcl Command Reference Guide (UG835). For more information about the timing exception priority order, refer to this link in the Vivado Design Suite User Guide: Using Constraints (UG903).

The report\_exceptions command has several modes of operation:

- Reporting the timing exceptions affecting the timing analysis
- Reporting the timing exceptions being ignored
- Reporting the timing exceptions coverage
- Reporting the invalid objects specified for the -from/-through/-to command line options
- Writing out the timing exceptions with only the valid objects
- Writing out the timing exceptions merged by the timing engine

**Note:** Even though Clock Groups are not strictly timing exceptions, they are covered by the command <code>report\_exceptions</code> because they can override other timing exceptions.


Note: Using the report\_exceptions command with the -from/-through/-to options only report timing exceptions that have been defined with the same -from/-through/-to command line options. The specified patterns can be different but there must be at least one object (cell, net, pin, or port) matching inside each of the -from/-through/-to for it to be reported as an exception.

# Example: Reporting the Timing Exceptions Affecting the Timing Analysis

This example describes how to take the design, shown in the following figure, through some timing exceptions. The design is fully constrained (clk and input/output delays defined relative to clk).







#### Figure 82: Fully Constrained Design for Timing Exception Example

The first mode of operation of the Report Exception command is report\_exceptions.

- 1. Select Window → Timing Constraints.
- 2. In the Timing Constraints window, add the following timing exceptions to the design:

```
set_multicycle_path 3 -from [get_cell int10_reg] -to [get_cell int20_reg]
id="ab439753">set_multicycle_path 4 -to [get_cell int20_reg]
set_false_path -from [get_ports in6] -to [get_cell int20_reg]
set_false_path -to [get_ports out5]
set_false_path -to [get_cell int21_reg]
set_false_path -from [get_ports in6] -to [get_ports out6]
set_max_delay 5 -to [get_ports out6]
set_min_delay 3 -from [get_cells int10_reg] -to [get_cell int20_reg]
```

The Timing Constraints window displays the timing constraints applied to the design, as shown in the following figure.





#### Figure 83: Constraints Window Displaying Timing Constraint Changes

All Constrai	All Constraints						
$\mathbf{Q} \mid \mathbf{X} \mid \mathbf{A} \mid \mathbf{T} \mid \mathbf{Z} \mid \mathbf{A} \mid \mathbf{H} \mid \mathbf{T} \mid \mathbf{Z} \mid \mathbf{A} \mid $							
Position	Command	Scoped Cell					
🗠 🚍 <unsav< td=""><td>ed constraints&gt;</td><td></td></unsav<>	ed constraints>						
1	1 create_clock -period 10.000 -name clk [get_ports clk]						
2	set_input_delay -clock [get_clocks clk] 0.0 [get_ports {in1 in2 in3 in4 in5 in6 in7 in8}]						
3	3 set_output_delay -clock [get_clocks clk] 0.0 [get_ports {out1 out2 out3 out4 out5 out6}]						
4	set_multicycle_path -from [get_cells int10_reg] -to [get_cells int20_reg] 3						
5	set_multicycle_path -to [get_cells int20_reg] 4						
6	set_false_path -from [get_ports in6] -to [get_cells int20_reg]						
7	set_false_path -to [get_ports out5]						
8	set_false_path -to [get_cells int21_reg]						
9	9 set_false_path -from [get_ports in6] -to [get_ports out6]						
10	10 set_max_delay-to [get_ports out6] 5.0						
11	11 set_min_delay -from [get_cells int10_reg] -to [get_cells int20_reg] 3.0						
	Apply Cancel						

The actual Exception Report (report\_exceptions) is shown in the following figure.

#### Figure 84: Report Exception

Position	From	Through	To	Setup	Hold	Status
4	[get_cells int10_reg]	*	[get_cells int20_reg]	cycles=3	-	
5	*	*	[get_cells int20_reg]	cycles=4	-	Partially overridden path by MCP 4 - FP 6
6	[get_ports in6]	*	[get_cells int20_reg]	false	false	
7	*	*	[get_ports out5]	false	false	
8	*	*	[get_cells int21_reg]	false	false	
9	[get_ports in6]	*	[get_ports out6]	false	false	
10	*	*	[get_ports out6]	max=5	-	Partially overridden path by FP 9
11	[get_cells int10_reg]	*	[get_cells int20_reg]	-	min=3	

The Exceptions Report contains the following information:

- The Position column indicates the constraint position number. This is the same position number reported by the Timing Constraint Window (shown previously).
- The From/Through/To columns indicate the patterns or objects specified with -\*from/-\*through/-\*to command line options (including all the rise/fall versions of those options). An asterisk is displayed when the associated option was not specified.
- The Setup/Hold columns indicate whether the constraint applies to setup check, hold check, or both. The naming conventions for the Setup/Hold columns are shown in the following table:

#### Table 5: Setup/Hold Column Naming Conventions

Short Name	Timing Exception
cycles=	set_multicycle_path
false	set_false_path
max =	set_max_delay





#### Table 5: Setup/Hold Column Naming Conventions (cont'd)

Short Name	Timing Exception
max_dpo=	set_max_delay -datapath_only
min=	set_min_delay
clock_group=	set_clock_group

• The Status column reports a message when a constraint is partially overridden by another timing exception. The naming conventions for the Status column are shown in the following table:

#### Table 6: Status Column Naming Conventions

Short	Timing Exception
МСР	multicycle path
FP	false path
MXD	max delay
MND	min delay
CG	clock group

*Note*: The clock group is only reported in the **Status** column of the <code>report\_timing -ignored</code> command when a clock group constraint overrides another timing exception.

In this example, there are two messages regarding partially overridden constraints:

- The timing constraint position 5 (set\_multicycle\_path 4 -to [get\_cell int20\_reg] based on the Timing Constraints Window) is partially overridden by the multicycle constraint position 4 (set\_multicycle\_path 3 -from [get\_cell int10\_reg] -to [get\_cell int20\_reg]) and by the false path constraint position 6 (set\_false\_path -from [get\_ports in6] -to [get\_cell int20\_reg]).
- The timing constraint position 10 (set\_max\_delay 5 -to [get\_ports out6]) is partially overridden by the false path position 9 (set\_false\_path -from [get\_ports in6] -to [get\_ports out6]).

# Reporting the Scoped Timing Exceptions Being Overridden

The second mode of operation of the Report Exception command is to report the list of scoped timing exceptions that are overridden. The report is generated using the <code>-scope\_override</code> command line option.

report\_exceptions -scope\_override

*Note*: This mode is only available for the text report from the Tcl Console.



The command line option -scope\_override reports the scoped timing exceptions that are partially or fully overridden by top-level constraints. It can, for example, flag IP constraints overridden by top-level user constraints. However, this option does not report the scoped constraints that are overridden by other scoped constraints (either from the same scope or from a different scope).

The report includes, for each overridden timing exception, the following information:

- Constraint position number
- Patterns for the -from/-through/-to command line options
- Type of constraint overriding the Setup and/or Hold
- Scope of the constraint
- A list of position numbers of top-level constraints that are partially or fully overriding the constraint

The following figure shows the Exceptions Report.

#### *Figure 85:* **Exceptions Report**

Exception	ns Report						
Position	From	Through	То	Setup	Hold	Scope	Status
53 59	*	*	[get_pins -hier *cdc_to*/D] [get_pins -hier *cdc_to*/D]	false false	false false	pfm_top_i/static_region/brd_mgmt_scheduler/board_management/psreset_board_control/U0 pfm_top_i/static_region/brd_mgmt_scheduler/embedded_schduler/psreset_scheduler/U0	Partially overridden path by CG 62 Partially overridden path by CG 62

# **Reporting the Timing Exceptions Being Ignored**

Another mode of operation of the Report Exception command is as follows:

```
report_exceptions -ignored
```

To illustrate, add the following timing exceptions on the top of the previous ones:

```
set_max_delay 5 -to [get_ports out5]
set_multicycle_path 1 -hold -to [get_cell int21_reg]
set_multicycle_path 2 -setup -to [get_ports out6]
set_false_path -from [get_cell int11_reg] -to [get_cell int20_reg]
```

All those exceptions are either already covered by a timing exception from the previous section (reporting the timing exceptions affecting the timing analysis) or target a non-existing path (there is no physical connection between the registers  $int11\_reg$  and  $int20\_reg$ ).

After adding these four constraints, the Timing Constraints window looks like the following figure.



All Constrain	its	
Q.	♦ ••• // // - 10	
Position	Command	Scoped Cell
✓	ed constraints>	
1	create_clock -period 10.000 -name clk [get_ports clk]	
2	set_input_delay -clock [get_clocks clk] 0.0 [get_ports {in1 in2 in3 in4 in5 in6 in7 in8}]	
3	set_output_delay -clock [get_clocks clk] 0.0 [get_ports {out1 out2 out3 out4 out5 out6}]	
4	set_multicycle_path -from [get_cells int10_reg] -to [get_cells int20_reg] 3	
5	set_multicycle_path -to [get_cells int20_reg] 4	
6	set_false_path -from [get_ports in6] -to [get_cells int20_reg]	
7	set_false_path -to [get_ports out5]	
8	set_false_path -to [get_cells int21_reg]	
9	set_false_path -from [get_ports in6] -to [get_ports out6]	
10	set_max_delay -to [get_ports out6] 5.0	
11	set_min_delay -from [get_cells int10_reg] -to [get_cells int20_reg] 3.0	
12	set_max_delay -to [get_ports out5] 5.0	
13	set_multicycle_path -hold -to [get_cells int21_reg] 1	
14	set_multicycle_path -setup -to [get_ports out6] 2	
15	set_false_path -from [get_cells int11_reg] -to [get_cells int20_reg]	
	Apply Cancel	

Figure 86: Timing Constraints Window

The Exceptions Report (report\_exceptions -ignored) is as shown in the following figure:

#### Figure 87: Exceptions Report

Exceptions Report

Position	From	Through	То	Setup	Hold	Status
12	*	*	[get_ports out5]	max=5	-	Totally overridden path by FP 7
13	*	*	[get_cells int21_reg]	-	cycles=1	Totally overridden path by FP 8
14	*	*	[get_ports out6]	cycles=2	-	Totally overridden path by FP 9 - MXD 10
15	[get_cells int11_reg]	*	[get_cells int20_reg]	false	false	Non-existent path

Note: The Status column provides some explanations why the timing exceptions are being ignored.

# **Reporting the Timing Exceptions Coverage**

The Vivado tools can generate a detailed coverage of each valid timing exception applied to the design. All the timing exceptions are reported, including those that are fully overridden or that do not have a path between startpoints and endpoints.

The exceptions coverage report is generated using the -coverage command line option:

report\_exceptions -coverage

The report includes, for each valid timing exception, the following information:

• Constraint position number.





Exceptions Report

- Number of objects selected by the -from/-through/-to command line options.
- The coverage, expressed as a percentage, between the number of pins reached by the timing exception compared to the number of pins specified by the -from/-through/-to command line options.

*Note*: When cells objects are specified, Vivado tools expand the cells into valid pins objects. This cell-topin conversion tends to bring the coverage down because typically the timing exception only reaches a subset of pins.

The following figure shows the exceptions coverage report.

Position	Type	Setup	Hold	From	Through	То	Endpoints	From (%)	Through (%)	To (%)
4	Multicycle Path	cycles=3	-	1 cells		1 cells	1	100.00		33.33
5	Multicycle Path	cycles=4	-			1 cells	2			66.67
6	False Path	false	false	1 ports		1 cells	1	100.00		33.33
7	False Path	false	false			1 ports	1			100.00
8	False Path	false	false			1 cells	2			66.67
9	False Path	false	false	1 ports		1 ports	1	100.00		100.00
10	Max Delay	max=5	-			1 ports	1			100.00
11	Min Delay	-	min=3	1 cells		1 cells	1	20.00		25.00
12	Max Delay	max=5	-			1 ports	1			100.00
13	Multicycle Path	-	cycles=1			1 cells	2			66.67
14	Multicycle Path	cycles=2	-			1 ports	1			100.00
15	False Path	false	false	1 cells		1 cells	0	0.00		0.00

#### Figure 88: Exceptions Coverage Report

Warning: the percentages reported indicate the number of pins covered by the exception relative to the number of pins specified implicitly or explicitly.

When a timing exception does not have a path between the startpoints and endpoints, the coverage report shows 0.0. In the above example, timing exception position 15 does not have a timing path. This matches the result from <code>report\_exceptions -ignored</code> where constraint position 15 is reported as Non-Existent Path.

A coverage reports can assist in writing effective timing exceptions. The following figure shows another example of a coverage report for the following set\_multicycle\_path constraint:

set\_multicycle\_path -setup 2 -from [all\_registers] -to [get\_cells cpuEngine/or1200\_cpu/or1200\_ctrl/ex\_insn\_reg[\*]]

#### Figure 89: Multicycle Path Coverage

Exception	ns Report									
Position	Туре	Setup	Hold	From	Through	То	Endpoints	From (%)	Through (%)	To (%)
54	Multicycle Path	cycles=2	-	15901 cells		21 cells	63	0.95		100.00

In the example shown in the previous figure, the coverage for the <code>-from</code> option is only 0.95% for 15901 cells objects returned by <code>all\_registers</code>. The efficiency of the constraint can be improved by refining the list of objects specified for the <code>-from</code> option to only those objects that have a path to the cells <code>cpuEngine/or1200\_cpu/or1200\_ctrl/ex\_insn\_reg[\*]</code>.



# **Reporting the Ignored Objects**

The Report Exception command can generate a list of invalid startpoints and endpoints for each of the timing exception constraints. Invalid startpoints and endpoints are ignored by the Vivado tool because timing paths can neither originate from those startpoints nor end on those endpoints. The ignored pins are reported by report\_exceptions \_\_ignored\_objects.

*Note*: Invalid startpoints and endpoints with a Max Delay or Min Delay constraint are not ignored but result in path segmentation.

Note: Startpoint or endpoint pins tied to POWER or GROUND are reported in the list of ignored objects.

To illustrate, set the following timing constraints on the small example design:

create\_clock -period 10.000 -name clk [get\_ports clk] set\_false\_path -from [get\_cells int10\_reg] -to [get\_cells int20\_reg] set\_false\_path -from [get\_pins int11\_reg/\*] -to [get\_pins int21\_reg/\*]

*Note*: When the second False Path constraint is entered, the Vivado tool generates Warning Constraints 18-402 because some startpoints and endpoints are invalid.

WARNING: [Constraints 18-402] set\_false\_path: 'int11\_reg/CE' is not a valid startpoint.

Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.

- The first set\_false\_path constraint uses the get\_cells command. The Vivado tool converts the cell(s) from get\_cells into pins using only valid startpoint or endpoint pins. This ensures that the constraint refers only to valid objects.
- The second set\_false\_path constraint uses the get\_pins command and forces all the register pins for from and to. This results in several invalid pins for both from and to.

The following figure shows the report from report\_exceptions -ignored\_objects.

#### Figure 90: Ignored Objects

Exceptions Report

Position	Exception	Ignored Startpoints	Ignored Endpoints
3	False Path	int11_reg/Q	int21_reg/Q
3	False Path	int11_reg/CE	int21_reg/C
3	False Path	int11_reg/CLR	int21_reg/CE
3	False Path	int11_reg/D	



# **Exporting the Valid Exceptions**

The Report Exception command can export the list of timing exceptions. Only the constraints that cover at least one path are exported. Only valid startpoints and endpoints pins are exported while the patterns used to specify the timing exceptions are expanded inside the Vivado Design Suite Timer memory. This report can be used in conjunction with the coverage report to help refine the patterns and collections of objects used to define the timing exceptions.

*Note*: Timing constraints set\_clock\_group and set\_bus\_skew are not exported.

The following figure illustrates report\_exceptions -write\_valid\_exceptions on the two False Path constraints explained in the section Reporting the Ignored Objects.



#### Figure 91: Valid Exceptions

# **Exporting the Merged Exceptions**

The Report Exception command can export the list of timing exceptions as seen by the STA engine. The Vivado timing engine internally merges the timing exceptions to reduce memory and runtime. If the number of merged timing exceptions is different from the number of timing exceptions specified for the design, then this could mean that the timing exceptions are not optimally defined. The merged timing exceptions are reported with report\_exceptions - write\_merged\_exceptions.

*Note*: Timing constraints set\_clock\_group and set\_bus\_skew are not exported.

*Note*: Invalid startpoints and endpoints are not filtered out when the merged timing exceptions are exported.

The following figure illustrates the <code>report\_exceptions -write\_merged\_exceptions</code> on the two False Path constraints explained in the section Reporting the Ignored Objects. The second False Path includes all the registers pins because the pattern for <code>-from/-to</code> for the <code>get\_pins</code> command is <code>int21\_reg/\*</code>.



#### Figure 92: Merged Exceptions

```
set_false_path \
    -from [get_pins {int10_reg/C}] \
    -to [list [get_pins {int20_reg/CE}] \
           [get_pins {int20_reg/CLR}] \
           [get_pins {int20_reg/D}]]
set_false_path \
    -from [list [get_pins {int11_reg/C}] \
           [get_pins {int11_reg/CE}] \
           [get_pins {int11_reg/CLR}] \
           [get_pins {int11_reg/D}] \
           [get_pins {int11_reg/Q}]] \
    -to [list [get_pins {int21_reg/C}] \
           [get_pins {int21_reg/CE}] \
           [get_pins {int21_reg/CLR}] \
           [get_pins {int21_reg/D}] \
           [get_pins {int21_reg/Q}]]
```

# **Report Exceptions in the Vivado IDE**

# **Report Exceptions Dialog Box**

In the Vivado<sup>®</sup> IDE, select **Reports**  $\rightarrow$  **Timing**  $\rightarrow$  **Report Exceptions** to open the Report Exceptions dialog box.

The report generated from Report Exceptions GUI consolidates multiple tables in a single run. Normally, several runs of report\_exceptions with different command line options would be required to generate such a report. As a result, the runtime of Report Exceptions through the GUI can be higher than running report\_exceptions through the Tcl console.

### **Report Exceptions Dialog Box: Options Tab**

The Options tab in the Report Exceptions dialog box is shown in the figure below.



Report Exceptions
Generate an exceptions report.
Results name: exceptions_1
Targets Options
Report
Coverage
File Output
Write results to file:
Overwrite ○ Append
Miscellaneous
gnore command errors (quiet mode)
Suspend message limits during command execution
Command: report_exceptions -name exceptions_1
✓ Open in a new tab
Open in Timing Analysis layout
OK Cancel

Figure 93: Report Exceptions Dialog Box: Options Tab

The Report Exceptions Dialog Box Options tab includes the following sections:

#### **Report Section**

• Coverage: Reports the timing exceptions coverage through additional columns inside the detailed tables.

*Note:* This option can result in a significant increase in the runtime.

Equivalent Tcl option: -coverage

#### **File Output Section**

• Write results to file: Writes the result to the specified file. By default the report is written to the Timing window in the Vivado IDE.

Equivalent Tcl option: -file

• Overwrite or Append: When the report is written to a file, determines whether the specified file is overwritten or new information is appended to an existing report.

Equivalent Tcl option: -append



#### **Miscellaneous Section**

• Ignore command errors: Executes the command quietly, ignores any command line errors, and does not return messages. The command also returns TCL\_OK regardless of any errors encountered during execution.

Equivalent Tcl option: -quiet

• Suspend message limits during command execution: Temporarily overrides any message limits and returns all messages.

Equivalent Tcl option: -verbose

### **Report Exceptions Dialog Box: Targets Tab**

The Targets tab in the Report Exceptions dialog box is shown in the figure below.

Figure	94:	Report	Exceptions	Dialog	Box:	Targets	Tab

A Report Exceptions	×
Generate an exceptions report.	$\mathbf{\lambda}$
Results name: exceptions_1	8
Targets Options	
Start Points	
Erom: Transition rise/fall V	
Through Points	
Through: Transition rise/fall 🗸 🕂	
End Points	
Io: Transition rise/fall 🗸	
Command: report_exceptions -name exceptions_1	
✓ Open in a new tab	
Open in Timing Analysis layout	
OK Cance	el

Report Exceptions provides several filtering options that can be used to report a particular timing exception or group of timing exceptions:

- Start Points: See Targets Tab.
- Through Points: See Targets Tab.
- End Points: See Targets Tab.



When the filtering options are used, only the timing exceptions that are strictly defined according to those options are reported.

# **Details of the Exceptions Report**

The Exceptions Report contains the following sections:

### **General Information Section**

The General Information section of the Exceptions Report provides information about the following:

- Design name
- Selected device, package, and speed grade (with the speed file version)
- Vivado Design Suite version
- Current date
- Equivalent Tcl commands executed to generate the report

### Summary Section

This section provides a summary of all the timing exceptions and clock group constraints. For each constraint type, the number of valid constraints, ignored constraints, number of ignored objects, and number of covered setup and hold endpoints are reported. This table provides more information than the summary table available when report\_exceptions is run from the command line (report\_exceptions -summary).

To get the detailed information for each exception type, the summary table provides hyperlinks to the Exceptions or Ignored Objects sections. The Valid Constraints and Ignored Constraints link to the same Exceptions detailed table.

*Note*: An exception is considered ignored when there is no physical path that connects the <code>-from</code>, <code>-through</code>, or <code>-to</code> or when the constraint is totally overridden by another constraint.



Q <u>∓</u> ♦ C	Summary					
General Information Summary	Exception	Valid Constraints	Ignored Constraints	Ignored Objects	Number of Setup Endpoints	Number of Hold Endpoints
Exceptions	False Path	22	11	157	6,604	6,530
Ignored Objects	Clock Groups	7	0	0	15,420	15,420
	Multicycle Path	4	0	0	28	28
	Max Delay	0	0	0	0	0
	Max Delay Data Path Only	3	14	0	734	0
	Min Delay	0	0	0	0	0

#### Figure 95: Report Exceptions: Summary Section

### **Exceptions Section**

This section provides access to the detailed table of each timing exception. A category is available for each type of timing exceptions and the categories are hyperlinked from the Summary table. The format of the detailed tables depends on whether the Coverage option has been selected in the GUI or not.

Below is an example of a detailed table without the Coverage option selected.

Q, ¥, ♦ C		False Pa	th						
Summary	^	Position	Setup	Hold	From	Through	То	Status	
Exceptions		19	false	false		-through [ge	[get_pins -hierarchical	Invalid endpoint	
False Path (33)		20	false	false	[get_cells -hierarchi				
Clock Groups (7)		23	false	false		-through [ge	[get_pins -hierarchical	Invalid endpoint	
Multicycle Path (4)		24	false	false	[get_cells -hierarchi				
Max Delay (0)		35	false	false			[get_pins -hierarchical	Invalid endpoint	
Max Delay Data Path Only (17)		36	false	-	[get_clocks CLK_pc		[get_clocks CLK_dclk		
Min Delay (0)	- 1	37	false	-	[get_clocks CLK_pc		[get_clocks CLK_dclk		
Ignored Objects	~	38	false	-	[get_clocks CLK_pc		[get_clocks CLK_dclk	Non-existent path	

#### Figure 96: Report Exceptions: Detailed Table without Coverage

The table column Position represents the timing constraint position number that matches the position number reported by the Timing Constraints Editor (TCE). You can double-click on a row to be redirected to the selected constraint inside TCE. An alternative is to right-click on the row and select View Constraint from the pop-up menu.

Send Feedback



Q	False F	ath						
General Information	Positio	Setup	Hold	From	Through	То	Status	
Summary	1	) false	false		-through [get_pins design/	[get_pins -hierarchical -filt	Invalid endpoint	
<ul> <li>Exceptions</li> </ul>	2	) false	false	[get_cells -hierarchical -fil	Г		1	
False Path (33)	2	3 false	false		-through [get_pins design."	View Constraint	i Invalid endpoint	
Clock Groups (7)	2	false	false	[get_cells -hierarchical -fil		Export to Spreadsheet		
Multicycle Path (4)	3	i false	false			[get_pins -hierarchical zvi	Invalid endpoint	
Max Delay (0)	3	false	-	[get_clocks CLK_pclk]		[get_clocks CLK_dclk_del		
Max Delay Data Path	3	false	-	[get_clocks CLK_pclk]		[get_clocks CLK_dclk_del		
Min Delay (0)	3	alse false	-	[get_clocks CLK_pclk_free]		[get_clocks CLK_dclk_del	Non-existent path	

#### Figure 97: Report Exceptions Context Menu

The image below shows the selected constraint inside the Timing Constraint Editor (TCE).

Device × Timing Constraints × ? 🗆 🖸 **X ♦** *⊁* **+** 🔸 🕂 💻 🧷 Set False Path Set BUS SKeW (2) Position Setup/Hold Rise/Fall Reset Path Start Points Exceptions (54) 19 Set Case Analysis (0) 20 [get\_cells -hierarchical -filter {NAME =~ design/zkprctrl/wrapper/srb\_bridge/u\_xst\_wrapper\_0 Set False Path (33) 23 Set Multicycle Path (4) 24 [get cells -hierarchical -filter {NAME =~ design/zkprctrl/wrapper/srb bridge/u xst wrapper 0 Set Maximum Delay (17) 35 Set Minimum Delay (0) 36 [get\_clocks CLK\_pclk] setup ✓ Others (0) 37 [get\_clocks CLK\_pclk] setup l Group Path (0) 38 setup [get\_clocks CLK\_pclk\_free] Set Disable Timing (0) 

#### Figure 98: Timing Exception inside Timing Constraint Editor

The columns From, Through, and To report the original patterns used to define the timing exception. You can also refer to the constraint position number inside the TCE to review the same patterns.

The following figure shows an example of a detailed table with the Coverage option selected inside the Report Exception GUI.

Q 🛨 🌲 C	1	False Pa	th											
Summary ~ Exceptions	î	Position	Setup	Hold	From	Through	То	Endpoints	From (%)	Through (%)	To (%)	Status		
False Path (33)		19	false	false		1 pins	14 pins	0		0.000	0.000	Invalid endpoint		
Clock Groups (7)		20	false	false	5 cells			134	100.000					
Multicycle Path (4)		23	false	false		1 pins	14 pins	0		0.000	0.000	Invalid endpoint		
Max Delay (0)		24	false	false	5 cells			134	100.000					
Max Delay Data Path Only (17)			35	false	false			448 pins	382			85.268	Invalid endpoint	
Min Delay (0)		36	false	-	1 clocks		1 clocks	69	100.000		100.000			
Ignored Objects		37	false	-	1 clocks		1 clocks	2	100.000		100.000			
False Path (157)		38	false	-	1 clocks		1 clocks	0	0.000		0.000	Non-existent path		

#### Figure 99: Report Exceptions: Detailed Table with Coverage





The table column Position represents the timing constraint position number as described above.

When the Coverage option has been selected, the table columns From, To, and Through include hyperlinks to the design objects targeted by the timing constraints. The objects can be cells, nets, pins, ports, or clocks. It is possible to click on the blue hyperlinks to select the objects. After the objects have been selected, the schematic can be opened with the **F4** key. In addition, the coverage information adds the table columns From (%), To (%), and Through (%) that indicate the coverage percentage.

The table column Status reports the status of the constraint such as Invalid endpoint, Partially overridden path, Non-existent path, or Totally overridden. The same status is reported when report\_exception is run on the command line:


- Non-existent path: The exception is considered invalid (does not impact timing analysis).
- Totally overridden: The exception is considered invalid (does not impact timing analysis).

*Note*: The coverages are calculated in the following order: From, Through, and To. The coverage computed for a level depends on the previous level. When the calculated coverage is 0% for a given level, all sub-sequent levels inherit the 0% coverage.

*Note*: A constraint with 0% coverage can be considered invalid because it does not impact timing analysis.

Note: Pins tied to VCC/GND are reported as invalid pins.

The Clock Groups are not defined with <code>-from</code>, <code>-through</code>, and <code>-to</code> and therefore, the detailed table is different.



#### Figure 100: Detailed Table for Clock Groups

When a Clock Group constraint involves multiple groups and each group has multiple clocks, the table includes one row per clock-pair for all the possible combinations of clock-pairs. In this scenario, the constraint spans over multiple rows and each row refers to the same constraint position number.

The constraint position number 443 in the above design is defined as:

```
set_clock_groups -physically_exclusive -group RFSCLK -group LB_MD1SFSCLK
```



The constraint spans over two rows because some timing paths exist from clock RFSCLK to clock LB\_MD1SFSCLK and from clock LB\_MD1SFSCLK to clock RFSCLK.

# **Ignored Objects Section**

This section reports the ignored startpoint and endpoints, organized by constraint type. This is equivalent to running <code>report\_exceptions -ignored\_objects</code> from the Tcl Console.

Tel Console Messages Timing X					? _ 🗆
Q ≚ ♦ C	1	False Pa	th		
Summary	^ I	Position	Ignored Startpoints	Ignored Endpoints	
> Exceptions		2193	iMD1/m6_M_MDREG/AS_0434	iMD1/m4_MD_MODEM/M_TS_LOGIC_ANALYZER	
<ul> <li>Ignored Objects</li> </ul>		2193	iMD1/m6_M_MDREG/AS_04B8	iMD1/m4_MD_MODEM/SPLLASYNCDET	
False Path (1166) Multicycle Path (22952)		2193	iMD1/m6_M_MDREG/AS_0590	iMD1/m4_MD_MODEM/VCC	
Max Delay (0)		2193	iMD1/m6_M_MDREG/AS_0594		
Max Delay Data Path Only (0)		2193	iMD1/m6_M_MDREG/AS_0598		
Min Delay (0)	~ <	2193	iMD1/m6 M MDREG/AS 059C		

#### Figure 101: Report Exceptions: Ignored Objects

The table column Position represents the timing constraint position number that matches the position number reported inside the TCE. You can double-click a row to be redirected to the selected constraint inside the TCE. An alternative is to right-click on the row and select View Constraint in the popup menu.

The table columns Ignored Startpoints and Ignored Endpoints report the ignored pins. A pin is ignored when it is not a valid startpoint or endpoint, depending on which of the -from and -to pattern the pin was specified. A constraint can span over multiple rows, depending on the number of pins that are reported. Use the hyperlinks to select the design objects. After selection, the properties can be reviewed in the Property page and the schematic opened by pressing the **F4** key.

# **Report Clock Domain Crossings**

The Clock Domain Crossings (CDC) report performs a structural analysis of the clock domain crossings in your design. You can use this information to identify potentially unsafe CDCs, which will lead to metastability or data coherency issues. While the CDC report is similar to the Clock Interaction Report, the CDC report focuses on structures and their timing constraints, but does not provide information related to timing slack.



When run from the Tcl console, the CDC report can be scoped to one or more hierarchical cells using the -cells option. If the CDC is scoped, checks are reported when either the source or destination pins are inside the list of hierarchical cells. The scoping option is not available from the Report CDC GUI.

# Overview

Before generating the CDC report, you must ensure that the design has been properly constrained and there are no missing clock definitions. Report CDC only analyzes and reports paths where both source and destination clocks have been defined. Report CDC performs structural analysis:

- On all paths between asynchronous clocks.
- Only on paths between synchronous clocks that have the following timing exceptions:
  - Clock groups
  - False Path
  - Max Delay Datapath Only

Synchronous clock paths with no such timing exception are assumed to be safely timed and are not analyzed by the CDC engine. The Report CDC operates without taking into consideration any net or cell delays.

# Terminology

The terminology for *safe*, *unsafe*, and *endpoints* is different in the context of Cross Domain Crossing (CDC) and inter-clock timing analysis.

In the context of CDC, an asynchronous crossing is safe when proper synchronization circuitry is used to prevent metastability. For example, a safe single-bit CDC can be implemented by a synchronizer, which is a chain of registers with same clock and control signals. A safe multi-bit CDC can be implemented with a MUX Hold circuitry or a Clock Enabled Controlled circuitry.

Conversely, an unsafe CDC is when the CDC analysis engine does not recognize a known safe synchronization circuit on an asynchronous CDC path.

The number of endpoints reported for CDC between two clock domains can be different than the number of endpoints reported by the timing analysis commands. For example, an asynchronous reset synchronizer involves multiple timing path endpoints. However, the synchronization circuitry is reported as a single element and therefore as a single CDC endpoint. Similarly, a multi-bit CDC contains multiple single bit crossings but is reported as a single CDC endpoint. However, the same bus is reported as multiple timing endpoints by other timing reports.



IMPORTANT! Because report\_clock\_interaction and report\_cdc have different purposes, the number of endpoints reported by each command must not be compared. In the context of report\_clock\_interaction, safe/unsafe refers to the ability for the timing analysis engine to provide a slack that matches the worst situation in hardware. For report\_cdc, safe/unsafe refers to the type of CDC circuitry implemented in the design.

# **Running Report Clock Domain Crossings**

When you run Report CDC from the Vivado IDE, it provides all the details for the CDC paths between the specified clocks by default. When you run Report CDC from the Tcl Console, however, it only prints the Summary by Clock Pairs table. You must specify the <code>-details</code> option in order to report all the details as in the GUI mode. Reporting the details can create very long files or log files.

To run the Report Clock Domain Crossings in the Vivado IDE, select **Reports**  $\rightarrow$  **Timing**  $\rightarrow$  **Report CDC**.

Equivalent Tcl command: report\_cdc -name cdc\_1

In the Vivado IDE, the Report CDC dialog box includes the following fields, as shown in the following figure:

- Results Name Field
- Clocks Field (From/To)
- File Output Field
- Options Field





Report CDC
Report clock domain crossing (CDC) paths between clocks, even if set_false_path or set_clock_groups constraints have been applied.
Results name: cdc_1
Clocks
Erom:
<u>I</u> o:
Proved
Report Report from cell:
Waivers
Apply waivers
Report only waived paths
O Ignore all waivers
File Output
Write results to file:
Overwrite      Append
Options
Suspend message limits during command execution
Ignore command errors (quiet mode)
Command: report_cdc -name cdc_1
✓ Open in a new tab
Op <u>e</u> n in Timing Analysis layout
OK   Cancel

#### Figure 102: Report CDC Dialog Box

### **Results Name Field**

In the Results Name field at the top of the Report Clock Domain Crossings dialog box, specify the name of the graphical window for the report.

Equivalent Tcl option: -name <windowName>

### Clocks Field (From/To)

The Clocks To and From fields allow you to optionally specify the source and/or destination clocks on which to run the CDC analysis. You can use the From/To options to control the scope of Report CDC to specific clocks and result in more readable reports. Click the Browse button

to the right to open a search dialog box to aid in finding clock objects.

Equivalent Tcl option: -from <clockNames> -to <clockNames>



### File Output Field

The File Output field allows you to optionally specify a file into which to write the results. You can overwrite the file or append to it.

Equivalent Tcl option: -file <fileName> -append

# **Options Field**

The Options field allows you to:

• Suspend message limits during command execution

Equivalent Tcl option: -verbose

• Ignore command errors

Equivalent Tcl option: -quiet

# Understanding the Clock Domain Crossings Report Rules

Report CDC tries to match each CDC path to a known CDC topology. Each CDC topology is associated with one or several CDC rules, as presented in Table 7: CDC Rules and Description. Note that you cannot modify the severity of the rules as with DRCs and Messages. Simplified schematics and descriptions of the CDC Topologies being detected are included in Simplified Schematics of the CDC Topologies.

The CDC topologies are analyzed based on some precedence rules. Table 8: CDC Rules and Precedence (Highest to Lowest) shows the CDC rules ordered from the highest to the lowest precedence. By default, only one CDC violation is reported at most per endpoint and if multiple violations exist on a particular endpoint, the CDC rule with the highest precedence is reported and masks any lower precedence CDC violation. For example, since CDC-15 has a higher precedence than CDC-10, a safe CDC-15 detected on a register masks an unsafe CDC-10 on the pin D of the same register.

*Note*: The default behavior can be overridden with the following command line option:

-all\_checks\_per\_endpoint

This option forces the tool to report all the Info, Warning, and Critical checks that apply on the endpoints, regardless of the rules of precedence. However, unsafe rules on a register are not reported if at least one safe rule on the same register is detected.





#### Table 7: CDC Rules and Description

CDC Topology	CDC Rule	Severity	Description
Single-bit CDC	CDC-1	Critical	A single-bit CDC path is not synchronized or has unknown CDC circuitry.
	CDC-2	Warning	A single-bit CDC path is synchronized with a 2+ stage synchronizer but the ASYNC_REG property is missing on all or some of the synchronizer flip-flops.
	CDC-3	Info	A single-bit CDC path is synchronized with a 2+ stage synchronizer and the ASYNC_REG property is present.
Multi-bit CDC	CDC-4	Critical	A multi-bit bus CDC path is not synchronized or has unknown CDC circuitry.
	CDC-5	Warning	A multi-bit bus CDC path is synchronized with a 2+ stage synchronizer but the ASYNC_REG property is missing on all or some of the synchronizer flip-flops.
	CDC-6	Warning	A multi-bit bus CDC path is synchronized with a 2+ stage synchronizer and the ASYNC_REG property is present.
Asynchronous Reset	CDC-7	Critical	An asynchronous signal (clear or preset) is not synchronized or has unknown CDC circuitry.
	CDC-8	Warning	An asynchronous signal (clear or preset) is synchronized but the ASYNC_REG property is missing on all or some of the synchronizer flip-flops.
	CDC-9	Info	An asynchronous reset is synchronized and the ASYNC_REG property is present.
Combinatorial Logic	CDC-10	Critical	Combinatorial logic has been detected in the fanin of a synchronization circuit.
Fanout	CDC-11	Critical	A fanout has been detected before a synchronization circuit.
Multi-Clock Fanin	CDC-12	Critical	Data from multiple clocks are found in the fanin of a synchronization circuit.
non-FD primitive	CDC-13	Critical	CDC detected on a non-FD primitive.
CE-controlled CDC	CDC-15	Warning	Clock Enable controlled CDC.
Mux-controlled CDC	CDC-16	Warning	Multiplexer controlled CDC.
Mux Data Hold CDC	CDC-17	Warning	Multiplexer data holding CDC.
HARD_SYNC primitive	CDC-18	Info	A signal is synchronized with a HARD_SYNC primitive.
LUTRAM-to-FD CDC	CDC-26	Warning	LUTRAM read/write potential collision.

#### Table 8: CDC Rules and Precedence (Highest to Lowest)

CDC Topology	CDC Rule
HARD_SYNC primitive	CDC-18
Non-FD primitive	CDC-13
Mux Data Hold CDC	CDC-17
Mux-controlled CDC	CDC-16
CE-controlled CDC	CDC-15
LUTRAM-to-FD CDC	CDC-26
Asynchronous Reset	CDC-7
Single-bit CDC not synchronized	CDC-1





CDC Topology	CDC Rule
Multi-bit CDC not synchronized	CDC-4
Multi-Clock Fanin	CDC-12
Combinatorial Logic	CDC-10
Fanout	CDC-11
Asynchronous Reset synchronized with property	CDC-9
Single-bit CDC synchronized with property	CDC-3
Multi-bit CDC synchronized with property	CDC-6
Asynchronous Reset synchronized without property	CDC-8
Single-bit CDC synchronized without property	CDC-2
Multi-bit CDC synchronized without property	CDC-5

#### Table 8: CDC Rules and Precedence (Highest to Lowest) (cont'd)

# Reviewing the Clock Domain Crossings Report Sections

In the GUI mode, three sections are generated by default:

- Summary by Clock Pair
- Summary by Type
- Detailed Report

The summary sections provide a convenient overview of the issues that need review and possibly a change in the design. These sections can be used to navigate to the violations of highest Severity where additional information is contained within the Detailed Report section.

*Note*: By default, only the Summary by clock pair section is generated when running the report in text mode.

### Summary by Clock Pair

In the Summary (by clock pair) section, useful information about the number of CDC paths between two clocks are presented, along with the severity of the most critical issue found among these paths. The table includes the following columns:

- Severity: Reports the worst severity of all CDC paths from/to the listed clocks. Values are Info, Warning, or Critical.
- **Source Clock:** Shows the name of the CDC source clock.
- Destination Clock: Shows the name of the CDC destination clock.
- **CDC Type:** Reflects the relationship between two clocks and their dominant timing exception, if any. Possible types are:



- **Safely Timed:** All CDC paths are safely timed because the clocks are synchronous and accurate timing is not prevented by a timing exception.
- User Ignored: All CDC paths are covered by set\_false\_path or set\_clock\_groups.
- **No Common Primary Clock:** The CDC clocks are asynchronous and at least 1 CDC path is normally timed between two clocks that do not have a common primary clock.
- No Common Period: The CDC clocks are asynchronous and at least 1 CDC path is normally timed between two clocks that do not have a common period. For the definition of clocks with no common period, refer to Understanding the Basics of Timing Analysis.
- **No Common Phase:** The CDC clocks are asynchronous because there is no known phase relationship between the two clocks.
- Exceptions: The timing exceptions applied to the CDC (if any) are:
  - None: No clock group/false path/max delay datapath only timing exceptions exist on the CDC paths. Other timing exceptions such as multicycle paths, min delay, and max delay are not reported by report\_cdc.
  - Asynch Clock Groups: The set\_clock\_groups -asynchronous exception was applied to the CDC clocks.
  - Exclusive Clock Groups: The set\_clock\_groups -exclusive exception was applied to the CDC clocks.
  - False Path: The set\_false\_path exception was applied to from/to the CDC clocks or to all CDC paths.
  - Max Delay Datapath Only: The set\_max\_delay -datapath\_only exception was
    applied to all CDC paths. Note that Max Delay Datapath Only is reported when at least one
    CDC path is only covered by set\_max\_delay -datapath\_only, while all other CDC
    paths are ignored due to set\_false\_path constraints.
  - Partial Exceptions: A mix of set\_false\_path and set\_max\_delay -datapath\_only
     constraints are applied to some of the CDC paths, and at least one CDC path is normally
     timed.
- Endpoints: The total number of CDC path endpoints. This is the sum of safe, unsafe, and unknown endpoints. In this context, an endpoint is a sequential cell input data pin. An FD cell can be counted several times depending on the D, CE, and SET/RESET/CLEAR/PRESET connectivity. For some CDC topologies, only one endpoint is counted while there are effectively several paths crossing the clock domain boundary to reach the CDC structure. For example, in an asynchronous reset synchronizer, several CLEAR pins are connected to the crossing net, but only the first pin of the synchronizer chain is counted.
- **Safe:** The number of safe CDC path endpoints. Safe endpoints are endpoints on CDC paths identified as:
  - Asynchronous clocks with known safe CDC structures



- Synchronous clocks with exceptions and known safe CDC structures
- Synchronous clocks without exceptions that are safely timed regardless of the CDC structure
- CDC synchronized with HARD\_SYNC macro
- **Unsafe:** The number of CDC path endpoints that are recognized as having an unsafe structure. The unsafe endpoints are CDC-10, CDC-11, CDC-12 and CDC-13.
  - Combinatorial logic topology
  - Fanout topology
  - Multi-clock fan-in topology
  - Non-FD primitive topology
- **Unknown:** The number of unknown CDC path endpoints. No CDC structure can be matched on these endpoints or an unknown CDC circuitry has been detected (CDC-1, CDC-4 and CDC-7).
- No ASYNC\_REG: The number of identified synchronizers that are missing the ASYNC\_REG property on at least one of the two first FD cells of the chain.

The following figure shows an example of a Summary (by clock pair) section.

Tel Console Messages Timing	×									? _ 🗆 🖸
Q	Q Summ	ary (by clock pair)								
General Information	Severity ^ 1	Source Clock	Destination Clock	CDC Type	Exceptions	Endpoints	Safe	Unsafe	Unknown	No ASYNC_REG
Summary (by clock pair)	Oritical	input port clock	gt0_txusrclk_i	No Common Primary Clock	False Path	2	0	0	2	
Summary (by type)	Oritical	input port clock	gt2_txusrclk_i	No Common Primary Clock	False Path	2	0	0	2	
CDC Details (8)	Oritical	input port clock	gt4_txusrclk_i	No Common Primary Clock	False Path	2	0	0	2	
	Oritical	input port clock	gt6_txusrclk_i	No Common Primary Clock	False Path	2	0	0	2	
	<li>Info</li>	fftClk_0	cpuClk_5	Safely Timed	None	61	61	0	0	
	<li>Info</li>	phyClk0_2	cpuClk_5	Safely Timed	None	61	61	0	0	
	<li>Info</li>	phyClk1_1	cpuClk_5	Safely Timed	None	61	61	0	0	
	<li>Info</li>	usbClk_3	cpuClk_5	Safely Timed	None	3882	3882	0	0	
	<li>Info</li>	wbClk_4	cpuClk_5	Safely Timed	None	6772	6772	0	0	
	<li>Info</li>	wbClk_4	fftClk_0	Safely Timed	None	1027	1027	0	0	
	<li>Info</li>	usbClk_3	phyClk0_2	Safely Timed	None	4451	4451	0	0	

#### Figure 103: Summary by Clock Pair Section

### Summary by Type

The Summary by Type table is convenient for quickly reviewing the nature of CDC structures found in the current report. An example is shown in the following figure.



Figure	104: Summary	by T	ype Tabl	е
--------	--------------	------	----------	---

Т	cl Console Messages Tin	ning ×				? _ 🗆	C
C	Q, <u>¥</u>   ♦   C	Q Summary	(by type)				
	General Information	Severity ^ 1	ID	Count	Description		
	Summary (by clock pair)	Oritical	CDC-7	8	Asynchronous reset unknown CDC circuitry		
	Summary (by type)						
>	CDC Details (8)						
R	Report CDC - cdc_1 ×	1					

The Summary by Type table includes the following columns:

- Severity: Reports the severity of the CDC Rule as Info, Warning, or Critical.
- ID: Unique identification number of the CDC Rule, as listed in Table 7: CDC Rules and Description.
- Count: Number of occurrences of the CDC Rule in the entire report.
- Description: Short description of the CDC Rule.

When analyzing the summary tables, it is important to start with the highest severity. Severity levels are:

- Critical: This severity is for CDC paths with unknown or unsafe CDC Structures. You must review each individual path to either fix the structure by modifying the RTL, or waive the issue. The path details are generated by default when using the Vivado IDE, and only when details is used with report\_cdc on the command line.
  - There is some combinatorial logic on the crossing net or several source clocks are found in the fanin of the crossing net. This can degrade the Mean Time Between Failures (MTBF) characteristics.
  - There is a fanout on the crossing net to the same destination clock domain. This can lead to data coherency problems.
- Warning: This severity is for CDC paths with known CDC Structures that are safe but nonideal due to one of the following reasons:
  - At least one of the two first synchronizer flip-flops does not have the <code>ASYNC\_REG</code> property set to 1 (or true)
  - The CDC structure identified requires functional correctness that the CDC engine cannot verify. These structures are Clock Enable Controlled, MUX Controlled, and MUX Data-Hold controlled CDC topologies.
- Info: This severity indicates that CDC structures are all safe and properly constrained.



### **Detailed Report**

The Report CDC details can be viewed by looking at the CDC Details section in the report. You can use the detailed report to view the schematic of the selected path (by pressing the F4 key), view the timing report, or generate a new timing report by right-clicking on the individual entry.

You can use the timing reports and schematics to review unexpected CDC paths in the design, to identify incorrect or missing timing exceptions, and to find missing ASYNC\_REG properties. An example of the CDC Detailed Report is shown in the following figure.

Figure 105: CDC Detailed Report

cl Console Messages Timing ×								? _	. 🗆 🖒
Q		Q. 🔄	⊗ inpr	ut port clock to gt0_txusrclk_i	Ę.	🕛 Critical wa	rning (2) 🕴 🌖 V	Varning (0) 🛛 🚺 Info (0)	Hide All
wbClk_4 to fftClk_0 (0)	^	Seve ^1	ID	Description	Depth	Exception	Source (From)	Destination (To)	Category
input port clock to gt0_txusrclk_i (2)		Critical	CDC-7	Asynchronous reset unknown CDC circuitry	0	False Path	GTPRESET_IN	mgtEngine/r_reg/CLR	Unknown
input port clock to gt2_txusrclk_i (2)		Critical	CDC-7	Asynchronous reset unknown CDC circuitry	0	False Path	GTPRESET_IN	mgtEngine/r_reg/CLR	Unknown
input port clock to gt4_txusrclk_i (2) input port clock to gt6_txusrclk_i (2) usbClk_3 to phyClk0_2 (0)									

The CDC Detailed Report table includes the following columns:

- Severity: Reports the severity of the CDC Rule as Info, Warning, or Critical.
- ID: The unique identification number of the CDC Rule, as listed in Table 7: CDC Rules and Description.
- Description: A short description of the CDC Rule.
- Depth: The number of synchronizer stages found (only applies to synchronizer topologies).
- Exception: The timing exception applied to the CDC path.
- Source (From): The CDC timing path startpoint.
- Destination (To): The CDC timing path endpoint.
- Category: Displays Safe, Unsafe, Unknown, etc.
- Source Clock (From): The name of the source clock.

*Note:* This column displays only when you click **CDC Details** (left column of Timing-Report CDC window)

• Destination Clock (To): The name of the destination clock.

*Note*: This column displays only when you click **CDC Details** (left column of Timing-Report CDC window)

**IMPORTANT!** The CDC report can flag issues in some of the Xilinx IPs because the CDC engine does not recognize all possible CDC topologies and does not provide a built-in waiver mechanism. More information can be found in each Xilinx IP Product Guide.

Send Feedback




## Simplified Schematics of the CDC Topologies

Simplified schematics of the CDC Topologies along with brief descriptions are shown in the following sections. In all schematics, the Source Clock net (typically  $clk_a$ ) is highlighted in blue and the Destination Clock net (typically  $clk_b$ ) is highlighted in orange.

## Single-Bit Synchronizer

The simplified topology of a Single-bit synchronizer is shown in the following figure. The ASYNC\_REG property must be set on at least the first two flip flops of the synchronization chain. The synchronizer depth is defined by the number of chained flip-flops that share the same control signals.




#### Figure 106: Simplified Topology of a Single-Bit Synchronizer

If the CLEAR or PRESET pins of the flip-flops are also connected to an asynchronous source, the synchronizer is only reported as a single-bit synchronizer and not as an asynchronous reset synchronizer.

## Multi-Bit Synchronizer

The multi-bit synchronizer topology that is detected is equivalent to multiple single-bit synchronizers grouped together based on the startpoint-endpoint names and matching CDC rules. In this context, a bus is defined by the startpoint and endpoint cell names and not by the net names. The expected bus name format is <code>baseName[index]</code>. Also the startpoint and endpoint indexes must match. The following figure shows an example of a multi-bit synchronizer that is 2 bits wide.







If all bits of a CDC bus do not match the same CDC rule, the bus is reported as single bits or bus segments with continuous indexes that match a same CDC rule.

It is essential to understand that having a register-based synchronizer on a bus does not make the domain crossing safe for the bus. This is the reason the CDC rule CDC-6 is a Warning, as the tool cannot decide whether or not the topology is adequate for the design. It is up to the designer to confirm the safety of the CDC.

If the bus is Gray coded, it is safe to use a register-based synchronizer on all the bits of the bus as long as the adequate timing constraints have been set on the bus to make sure that no more than one data at a time can be captured by the receiving domain.

If the bus is not Gray coded, other synchronizer topologies should be used instead, such as CE Controlled CDC or MUX Controlled CDC.

### Asynchronous Reset Synchronizer

The synchronization of an asynchronous reset is shown in the following figure for CLEAR-based synchronization, and in the subsequent figure for PRESET-based synchronization. The FF1 cell is respectively connected to the synchronized clear or preset signals and their deassertion can safely be timed against  $clk_a$ . Note that flip-flops with CLEAR and PRESET cannot be mixed within an asynchronous reset synchronizer.







Figure 108: CLEAR-Based Asynchronous Reset Synchronizer

Figure 109: PRESET-Based Asynchronous Reset Synchronizer






The general recommendation is to avoid multiple synchronizations of the reset signal inside the destination clock domain. This means that there should not be any fanout of the reset from the source clock domain into the destination clock domain. This recommendation prevents the destination clock domain to come out of reset at different time which could put the design in an unknown state. Failing to follow this recommendation results in a critical CDC-11 Fan-out from launch flop to destination clock violation.

However, there are scenarios involving the FIFO Generator IP where it is safe to have multiple synchronizations of the reset signal inside the destination clock domain. The FIFO Generator enters the reset state asynchronously and comes out synchronously. It applies true synchronous reset to block RAM though the FIFO receives the asynchronous reset. There will not be a situation where some part of logic is out of reset and some part is still in reset as long as its  $wr_rst_busy$  signal is used by the design to hold the data flow.

The AXI interface uses 5 FIFO Generator IPs to synchronize the reset in each of the destination clock domains and is another example of a reset circuitry that is safe by construction. In those scenarios when it is safe to synchronize the reset signal multiple times, the CDC-11 violations can be ignored.

The following figure illustrates an example of safe reset synchronization involving two FIFO Generators in the same destination clock domain.




#### Figure 110: Safe Reset Synchronization Example



## **Combinatorial Logic**

In the combinatorial logic simplified example presented in the following figure, a logic function represented by the LUT3 is placed between the CDC from  $clk_a$  to  $clk_b$  synchronizers.



#### Figure 111: Combinatorial Logic Simplified Example

This structure is traditionally not recommended due the potential occurrence of glitches on the output of the combinatorial logic, which is captured by the synchronizer and propagated downward to the rest of the design.

### Fanout

In the simplified Fanout example shown in the following figure, the source flip-flop drives a net that is synchronized three times in the  $clk_b$  domain highlighted in red. This structure is not recommended as it can lead to data coherency issues in the destination clock domain because the latency through the synchronizers is bounded but not cycle-accurate.






Figure 112: Simplified Fanout Example

**Note:** A fanout of N to N different clock domains is not a CDC problem and does not trigger a CDC-11 violation. Refer to the section Asynchronous Reset Synchronizer for examples of safe fanout on reset signal.

### Multi-Clock Fanin

In the Multi-Clock Fanin example shown in the following figure, both  $clk_a$  and  $clk_x$  are transferring data through combinatorial logic (LUT2) to the synchronizer circuit in the  $clk_b$  domain. It is recommended to first synchronize the source data from  $clk_a$  and  $clk_x$  individually before combining them via some interconnect logic | FPGA logic. This improves the MTBF characteristics of the overall CDC structure, and it prevents glitches to propagate to the destination clock domain.






Figure 113: Multi-Clock Fanin Example

### Non-FD Primitive

In the Non-FD Primitive example presented in the following figure, a CDC is occurring between a FDRE and a RAMB while no synchronization logic exists inside the RAMB primitive. Even if a single stage flip-flop connected to  $clk_b$  is inserted in front of the RAMB, it is still considered an inadequate synchronizer due to the routing distance between the FDRE and RAMB cells.








Figure 114: Non-FD Primitive Example

*Note*: This rule does not include the HARD\_SYNC macro, which is detected and covered by CDC-18.

## **CE-Controlled** CDC

In the CE-controlled CDC example shown in the following figure, the clock enable signal is synchronized in the destination  $clk_b$  domain before being used to control the crossing flip-flops.







Figure 115: CE-Controlled CDC Example

The CDC engine only checks that the signal connected to FF3/CE is also launched by  $clk_b$ . There is no restriction on how the clock enable signal is synchronized or on the circuitry driving the CE pin, as long as it is separately reported as a safe CDC path. Also, you are responsible for constraining the latency from the  $clk_a$  domain to FF3, which is usually done by a  $set_max_delay$  -datapath\_only constraint.

### Mux-Controlled CDC

In the Mux-controlled CDC example, shown in the following figure, the multiplexer select signal is synchronized to the destination clock domain,  $clk_b$ .








Similar to CE-controlled CDC, there is no restriction on how the select signal is synchronized as long as it is reported as safe individually and the user is responsible for constraining the crossing delay on  $FF2_{-C}$ .

### Mux Data Hold CDC

In the Mux Data Hold CDC example, presented in the following figure, the multiplexer select signal is synchronized to the destination clock domain  $clk_b$  and the  $data_out$  is fed back to the multiplexer.







Similar to CE-controlled CDC, there is no restriction on how the multiplexer select signal is synchronized as long as it is reported as safe individually and the user is responsible for constraining the crossing delay on  $FF2_c$ .

## LUTRAM Read/Write Potential Collision

In the LUTRAM Read/Write Potential Collision example below, the data is written inside the LUTRAM with the write clock and the output of the LUTRAM is captured by the read clock. When the read and write addresses are different, there is no CDC path between the write and the read clocks. However, when the write and read addresses are the same, then there is a CDC path between the write clock and the read clock.

To avoid a CDC path between the write and read clocks, it is necessary to ensure that the logic around the LUTRAM can never generate the same read and write addresses during active read and write operations. When this condition is ensured, the CDC violation related to this topology can be waived. Xilinx's FIFO Generator IP, for example, has a built-in logic that prevents any read/write collision.






Figure 118: LUTRAM Read/Write Potential Collision

## **Report Bus Skew**

The Bus Skew report covers all the bus skew constraints set in the design using set\_bus\_skew. The bus skew report is currently not included inside the timing summary report and you must manually generate the bus skew report in addition to the timing summary report for complete timing signoff.

When run from the Tcl console, the bus skew report can be scoped to one or more hierarchical cells using the <code>-cells</code> option. When the report is scoped, only paths with the datapath section that start, end, or are fully contained inside the cell(s) are reported. This option is not available from the Report Bus Skew GUI.

## **Running Report Bus Skew**

The bus skew report is available from the command line with the  $report_bus_skew$  Tcl command or from the GUI under **Reports**  $\rightarrow$  **Timing**  $\rightarrow$  **Report Bus Skew**. This command shares many options with the  $report_timing$  command to filter and format the output report. The bus skew constraints are reported in their order of definition. Use  $-sort_by_slack$  to sort the constraints in an ascending order, from the smallest to the largest slack.



## **Reviewing Bus Skew Path Details**

The bus skew report includes two sections:

- 1. A bus skew report summary.
- 2. A bus skew report by constraint.

### **Report Summary Section**

The Report Summary section reports all the set\_bus\_skew constraints defined in the design. The following information is reported for each constraint:

- Id: Constraint ID referred to later in the report. This information makes it easier to search for that constraint within the report..
- From: Pattern provided for the set\_bus\_skew -from option.
- To: Pattern provided for the set\_bus\_skew -to option.
- Corner: Corner (Slow or Fast) in which the worst bus skew was computed.
- Requirement: Bus skew target value.
- Actual: Worst bus skew computed across all the paths covered by the constraint.
- Slack: Difference between the worst bus skew and the constraint requirement.

In the following example, the design has only one bus skew constraint with a 1 ns requirement. The worst skew among all the paths covered by the constraint is 1.107 ns.

```
      1. Bus Skew Report Summary

      --------

      Id Position From
      To

      --------
      --------

      1 4 [get_pins {datal_reg[^]/C}] [get_pins {datac_reg[^]/D}] Slow
      1.000
      1.107
      -0.107
```

**Note:** A bus skew violation (WBSS) indicates that there is more skew between the different bits of an asynchronous bus than expected. This can result in incorrect data on the bus being captured in the destination clock domain. In such cases, the different bits of the bus could reflect a state sent by the source clock domain at different clock cycles. When one or more WBSS violations are left after routing, try a different routing or placement directive. For hardware stability, it is recommended to ensure that there is no bus skew violation left in the design.

### **Report Per Constraint Section**

The Report Per Constraint section provides more details for each of the set\_bus\_skew constraints. Each reported constraint includes two parts:



- 1. Detailed summary of the paths covered by the constraint.
- 2. Detailed timing paths for the paths reported in the Per Constraint summary.

The detailed summary table provides the following information:

- From Clock: startpoints clock domain.
- To Clock: endpoints clock domain.
- Endpoint Pin: endpoint pin involved in the reported path.
- Reference Pin: reference pin used to compute the skew. Each row of this table refers to the reference pin which results in the largest skew for that endpoint path.
- Corner: Fast/Slow corner used to compute the worst skew to this endpoint.
- Actual: computed skew. The skew is the difference between the relative delay for Endpoint Pin minus the relative delay for Reference Pin and minus the relative CRPR.
- Slack: difference between actual path skew and requirement.

*Note*: Both the -from and -to options must be specified when defining a bus skew constraint.

By default, only the endpoint with the worst bus skew is reported. To report multiple endpoints, the command line options <code>-max\_paths</code> and <code>-nworst</code> can be used. They work similarly as for <code>report\_timing</code> command. For example, the combination of <code>-nworst l -max\_path l6</code> reports, for each constraint, up to 16 endpoints with a single path per endpoint.

```
2. Bus Skew Report Per Constraint
Id: 1
set bus skew -from [get pins {datal reg[*]/C}] -to [get pins {datac reg[*]/D}] 1.000
Requirement: 1.000ns
From Clock To Clock Endpoint Pin
                                     Reference Pin
                                                        Corner Actual(ns) Slack(ns)
                                  ---- ---
 -----
                                                  ____
                                                        -----
           clk2 datac_reg[1]/D datac_reg[2]/D
clk1
                                                        Slow
                                                                1.107
                                                                             -0.107
                     datac_reg[2]/D datac_reg[1]/D
datac_reg[3]/D datac_reg[2]/D
clk1
           clk2
                                                        Slow
                                                                    1.107
                                                                             -0.107
clk1
            clk2
                                                        Slow
                                                                    0.986
                                                                              0.014
clk1
            clk2
                      datac_reg[0]/D
                                       datac reg[2]/D
                                                        Slow
                                                                    0.920
                                                                              0.080
```

The detailed timing paths section provides a detailed timing path for each of the pin pairs reported in the Per Constraint summary table. The number of detailed paths that are reported is the same as the number of endpoints reported in the summary table and can be controlled with - max\_paths/-nworst command line options.



The format for the detailed bus skew timing path is similar to a traditional timing path, except for the clock uncertainty that is not reported at the level of the endpoint or reference paths. Instead, the worst of the clock uncertainty from the endpoint or reference paths is reported in the bus skew header. Also note that the launch time of the destination clock is always zero. For each slack, a timing path to the endpoint and a timing path to the reference pin are printed. When the clock and/or datapath cross multiple SLRs, some Inter-SLR compensation is applied during the slack computation to prevent unnecessary pessimism. Such compensation is then reported in the bus skew header.

The following detailed path was reported using the command line option <code>-path\_type short</code> to collapse the clock network details. The path to the endpoint pin precedes the path to the reference pin. The path header summarizes the information from the two detailed paths, plus the requirement and the relative CRPR:





Slack (MET) :	0.563ns (requirement - ac SRC_FF1_CLKO/C	tual ske	w)		
Endpoint Source:	SRC_FF1_CLK0/C				
Endpoint Destination:			-		
Reference Source:			-		
Reference Destination:					
Path Type: Requirement: Endpoint Relative Dela Reference Relative Del Relative CRPR: Uncertainty: Actual Bus Skew:	ay: 2.844ns ay: 2.403ns	ess Corn:	er)		Relative CRPR + Uncertainty)
Endpoint path: Location	Delay type I	incr(ns)	Path(ns)	Netlist Resource(s)	
	(clock aclk0 1 rice edge)				
	(clock gclk0_1 rise edge) clock source latency	0.948	0.948		
	propagated clock network la	itency			
		4.418	5.366	SRC_FF1_CLK0/C	
SLICE_X112Y869	FDRE		5.366 r	SRC_FF1_CLKO/C	
SLICE_X112Y869	FDRE (Prop_EFF2_SLICEL_C_Q)		5 400 -		
SUTCE V110V969	net (fo=1, routed)	0.116	5.482 r	SKC_FF1_CLK0/U	
	net (10=1, routed)			USI_FFI_(LKI/U	
	(clock gclk1 rise edge)	0.000	0.000 r		
	propagated clock network la	tency	0.000 1		
			2.882		
	clock pessimism	0.000	2.882		
SLICE_X112Y868	FDRE (Setup_HFF_SLICEL_C_D)	I			
		0.044	2.926	DST_FF1_CLK1	
	data arrival		5.770		
	clock arrival		2.926		
	rolativo dolav		2.844		
	relative delay		2.044		
Reference path:					
Location	Delay type I	ncr(ns)	Path(ns)	Netlist Resource(s)	
	(clock gclk0_1 rise edge) clock source latency	0.000	0.000 r		
	clock source latency	1.604	1.604		
	propagated clock network la				
	EDDE	3.978	5.582		
SLICE_X112Y869 SLICE_X112Y869			5.582 r	SRC_FFO_CLKO/C	
3LICE_XII21809	FDRE (Prop_EFF_SLICEL_C_Q)	0 112	5 694 r	SRC FEO CLKO/O	
SETCE X112Y868	net (fo=1, routed)	0.094	5.788 r	DST_FF0_CLK1/D	
	(clock gclk1 rise edge)	0.000	0.000 r		
	propagated clock network la				
		3.282	3.282		
	clock pessimism	0.000	3.282		
SLICE_X112Y868	FDRE (Hold_HFF2_SLICEL_C_D)		2 205	DST EEO CLEA	
		0.103	3.385	DST_FF0_CLK1	
			5.788		
	data arrival clock arrival		3.385		
	relative delay		2.403		
	-				

## **Report Bus Skew Dialog Box**

In the Vivado<sup>®</sup> IDE, to open the Report Bus Skew dialog box, select **Reports**  $\rightarrow$  **Timing**  $\rightarrow$  **Report Bus Skew**.



### Report Bus Skew Dialog Box: Options Tab

The Options tab in the Report Bus Skew dialog box is shown in the following figure.

Report Bus Skew	
Generate a bus skew report.	A
Results name: bus_skew_1	8
Options Advanced	
Report	
Delay type min 🗸	
☐ <u>R</u> eport unique pins	
Path Limits	
Number of paths per group:	10 🌲
Numb <u>e</u> r of paths per endpoint:	1 🖕
Path Display	
Significant digits:	3 🗘
Command: report_bus_skew -delay_type min_max -m	ax_paths 10 -name bus_skew_1
✓ Open in a new tab	
Open in <u>T</u> iming Analysis Iayout	
<ul> <li>(?)</li> </ul>	OK Cancel

Figure 119: Report Bus Skew Dialog Box: Options Tab

The Report Bus Skew Dialog Box Options tab includes the following sections:

- Report
- Path Limits
- Path Display

#### Report

- Delay type: See Report Section.
- Report unique pins: Show only one timing path for each unique set of pins.

Equivalent Tcl option: -unique\_pins.

#### **Path Limits**

- Number of paths per group: See Report Timing Summary.
- Number of paths per endpoint: See Report Timing Summary.



#### Path Display

• Number of significant digits: See Report Timing Summary.

### Report Bus Skew Dialog Box: Advanced Tab

The Advanced tab in the Report Bus Skew dialog box is shown in the figure below.

Figure 120: Report Bus Skew Dialog Box: Advanced Tab

neport Bus Skew
Generate a bus skew report.
Results name: bus_skew_1
Options Advanced
File Output
<u>W</u> rite results to file:     Overwrite Append
Miscellaneous
Ignore command errors (quiet mode)     Suspend message limits during command execution
Command: report_bus_skew -delay_type min_max -max_paths 10 -name bus_skew_1
✓ Open in a new tab
Open in Timing Analysis layout
Сancel

The Report Bus Skew Dialog Box Advanced tab includes the following sections:

- File Output
- Miscellaneous

#### **File Output**

• Write results to file: Writes the result to the specified file name. By default the report is written to the Timing window in the Vivado IDE.

Equivalent Tcl option: -file.

• Overwrite/Append: When the report is written to a file, determines whether (1) the specified file is overwritten, or (2) new information is appended to an existing report.



Equivalent Tcl option: -append.

#### Miscellaneous

• Ignore command errors: Executes the command quietly, ignoring any command line errors and returning no messages. The command also returns TCL\_OK regardless of any errors encountered during execution.

Equivalent Tcl option: -quiet.

• Suspend message limits during command execution: Temporarily overrides any message limits and returns all messages.

Equivalent Tcl option: -verbose.

### Details of the Timing Summary Report

The Bus Skew Report contains the following sections:

- General Information Section
- Summary Section
- Set Bus Skew Section

#### **General Information Section**

The General Information section of the Timing Summary Report provides information about the following:

- Design name
- Selected device, package, and speed grade (with the speed file version)
- Vivado Design Suite release
- Current date
- Equivalent Tcl commands executed to generate the report

#### **Summary Section**

This section provides a summary of all the Bus Skew constraints, with their requirements, the actual worst bus skew, and slack for each constraint. The summary table can be used to quickly see whether any of the Bus Skew constraints is violated.




Timin	g ×							? _ 🗆 🖸																	
•	Summary																								
î	Constraint	From	То	Corner	Requirement (ns)	Actual (ns)	Slack (ns)																		
	956	cells	cells	Slow	4.000	0.875	3.125																		
	958	cells	cells	Slow	4.000	1.017	2.983																		
																		961	cells	cells	Slow	4.000	0.826	3.174	
	1004	cells	cells	Slow	4.000	2.559	1.441																		
	1044	cells	cells	Slow	4.000	5.561	-1.561																		
~	1084	cells	cells	Slow	16.000	0.669	15.331																		
	Î	Summary Constraint 956 958 961 963 1004 1044 1044	Summary Constraint From 956 cells 958 cells 961 cells 963 cells 1004 cells 1044 cells 1084 cells	Summary Constraint From To 956 cells cells 958 cells cells 961 cells cells 963 cells cells 1004 cells cells 1044 cells cells 1084 cells cells	Summary Constraint From To Corner 956 cells cells Slow 958 cells cells Slow 961 cells cells Slow 963 cells cells Slow 1004 cells cells Slow 1044 cells cells Slow 1084 cells cells Slow	Summary Constraint From To Corner Requirement (ns) 956 cells cells Slow 4.000 958 cells cells Slow 4.000 961 cells cells Slow 4.000 963 cells cells Slow 4.000 1004 cells cells Slow 4.000 1004 cells cells Slow 4.000 1044 cells cells Slow 4.000 1084 cells cells Slow 4.000	Summary           Constraint         From         To         Corner         Requirement (ns)         Actual (ns)           956         cells         cells         Slow         4.000         0.875           958         cells         cells         Slow         4.000         0.875           958         cells         cells         Slow         4.000         0.826           963         cells         cells         Slow         4.000         0.638           1004         cells         cells         Slow         4.000         2.559           1044         cells         cells         Slow         4.000         5.561           1084         cells         cells         Slow         16.000         0.669	Summary           Constraint         From         To         Corner         Requirement (ns)         Actual (ns)         Slack (ns)           956         cells         cells         Slow         4.000         0.875         3.125           958         cells         cells         Slow         4.000         1.017         2.983           961         cells         cells         Slow         4.000         0.826         3.174           963         cells         cells         Slow         4.000         0.638         3.362           1004         cells         cells         Slow         4.000         2.559         1.441           1044         cells         cells         Slow         4.000         5.561         -1.561           1084         cells         cells         Slow         4.000         0.669         15.331																	

Figure 121: Report Bus Skew: Summary Section

The Constraint table column represents the timing constraint position number that matches the position number reported inside the Timing Constraints Editor (TCE).

The From and To table columns include hyperlinks to the objects specified inside the set\_bus\_skew command. The objects can be cells or pins. It is possible to click on the hyperlinks to select all the startpoints or endpoints of a specific Bus Skew constraint. After the objects have been selected, the schematic can be opened with F4.

#### Figure 122: Example Schematic of the Bus Skew Endpoints



#### Set Bus Skew Section

This section provides access to the detailed timing paths for each Bus Skew constraint. There is an associated reference path that can be expanded for each timing path endpoint  $\frac{\sqrt{\frac{1}{2} Path 1}}{\frac{1}{2} Ref Path}$ .



The bus skew calculation is:

Actual Bus Skew = Endpoint Relative Delay - Reference Relative Delay - Relative CRPR

Figure 123: Example of Detail Path for the First Endpoint and its Reference Path

Q   ¥   ♦   C   💾	• Q   素   <b>≑</b>		M Set Bus	Skew - O	Constraint 3667					
General Information	Name 🔨 1	Slack	Requirement	Levels	Source Clock	Destination Clock	Relative Delay	Relative CRPR	Actual Bus Skew	From
Summary	✓ ↘ Path 1	-0.318	7.000	0	wire_IF_CLK_0	CLK	4.542	1.306	7.318	wrapper/RED_DAT_r>
Set Bus Skew	👍 Ref Path	-0.318	7.000	0	wire_IF_CLK_0	CLK	-4.082	1.306	7.318	wrapper/RED_DAT_r>
Constraint 3667 (10)	> 👍 Path 2	-0.248	7.000	0	wire_IF_CLK_0	CLK	4.472	1.306	7.248	wrapper/RED_DAT_r>
	> 1, Path 3	-0.101	7.000	0	wire_IF_CLK_0	CLK	4.407	1.388	7.101	wrapper/RED_DAT_r>
	> 👍 Path 4	-0.053	7.000	0	wire_IF_CLK_0	CLK	4.359	1.388	7.053	wrapper/RED_DAT_r)
	> 💪 Path 5	0.014	7.000	0	wire_IF_CLK_0	CLK	4.300	1.388	6.986	wrapper/RED_DAT_r
	> 1, Path 6	0.092	7.000	0	wire_IF_CLK_0	CLK	4.214	1.388	6.908	wrapper/RED_DAT_r>
	> 1, Path 7	0.096	7.000	0	wire_IF_CLK_0	CLK	4.210	1.388	6.904	wrapper/RED_DAT_r>
	> 1, Path 8	0.500	7.000	0	wire_IF_CLK_0	CLK	3.724	1.306	6.500	wrapper/RED_DAT_rx
	<			1						>

It is possible to select a path and look at the detailed timing path report inside the Property pane. The schematic of the path and/or reference path can be generated by clicking the schematic icon and pressing F4 (the endpoint path and its reference path can be selected together).



Chapter 5

# Viewing Reports and Messages

## **Introduction to Reports and Messages**

The Xilinx<sup>®</sup> Vivado<sup>®</sup> Integrated Design Environment (IDE) generates reports and messages to inform you of the state of the design or design processes during various tool interactions. Reports are generated by you (or by the tool) at key steps in the design flow. The reports summarize specific information about the design.

The tool generates messages automatically at each step of the design process, and for many user actions.

Messages and reports are stored in the Messages and Reports windows in the Results window area.

When you run any of the following commands, the tool starts a new process:

- Run Synthesis
- Run Implementation
- launch\_runs (Tcl)

For more information on Tcl commands, see the Vivado Design Suite Tcl Command Reference Guide (UG835), or type <command> -help.

The process generates messages and reports that persist on disk until you reset the run. Messages that relate to a run appear when a project is open. The tool displays only the messages for the active run in the Messages window.

Reports result from a variety of actions in the Vivado IDE:

- When you load a design, many different reporting commands are available through the Tools menu.
- Running Synthesis or Implementation creates reports as part of the run.



## Viewing and Managing Messages in the IDE

Messages provide brief status notes about specific elements of the design, or about errors that occurred in tool processes.

**TIP:** Review the messages to determine whether the Vivado tools are having difficulty, or are encountering errors in any sections of the design.

## Using the Reports Window

The reports for the active Synthesis and Implementation runs appear in the Reports window. Select the Reports tab of the Run Properties window to view reports of the run selected in the Design Runs window. Double-click a report to view it in the text viewer.

🏊 Reports (5)						- • ×
Reports × Log	Tcl Console	Design Runs	;		? _ 🗆 🖓	
Q, X ♦						
Name V Synthesis		lodified	Size	GUI Report		
✓ synth_1						
🗋 Vivado Syn	thesis Report		:	3/20/17 1:45 PM	555.8 KB	
🗋 Utilization I	Report	:	3/20/17 1:45 PM	8.2 KB		
<ul> <li>Implementation</li> </ul>						
✓ impl_1						
> Design Initiali	zation (init_desi					
> Opt Design (o	pt_design)					
> Power Opt De	esign (power_op	t_design)				
<ul> <li>Place Design</li> </ul>	(place_design)					
🗋 Vivado I	mplementation	Log	:	3/20/17 1:48 PM	48.3 KB	
🗋 Pre-Pla	cement Increme	ntal Reuse Re	port			
🗋 IO Repo	ort		:	3/20/17 1:48 PM	179.2 KB	
🗋 Utilizatio	on Report	:	3/20/17 1:48 PM	10.1 KB		
🗋 Control	Sets Report	:	3/20/17 1:48 PM	187.5 KB		
🗋 Increme	ental Reuse Rep					
🗋 Timing	Summary Repo	t				
Post-Place Post-Pla	ower Opt Design	(post_place_p	power_opt_de	sign)		
Post-Place Place Plac	nys Opt Design (	phys_opt_desi	ign)			
Route Design	(route_design)					

#### Figure 124: Reports Window

## **Using the Messages Window**

There are two types of messages:

• Messages stored on disk





• Messages stored in memory

The Vivado Integrated Design Environment (IDE) groups messages in the Messages window by the action that created the message. Use the settings buttons on the toolbar menu to group the messages by message ID or file.

Figure 125: Messages Window



Some messages include hyperlinks to a file or a design element to help in debugging. Click the link to view the source.

TIP: Use the popup menu to copy messages to paste into another window or document.

Each message is labeled with a message ID and a message severity.

- Message ID: The message ID identifies different messages, allowing them to be grouped and sorted.
- Message Severity: The message severity describes the nature of the information presented.

Some messages require your attention and resolution before the design can be elaborated, synthesized, or implemented. Some messages are informational only. Informational messages provide details about the design or process, but require no user action.

Icon	Severity	Message
	Status	Communicates general status of the design processing.
i	Info	General status of the process and feedback regarding design processing.
0	Warning	Design results may be sub-optimal because constraints or specifications may not be applied as intended.
0	Critical Warning	Certain user input or constraints will not be applied, or are outside the best practices, which usually leads to an error later on in the flow. Examine their sources and constraints. Changes are highly recommended.
0	Error	An issue that renders design results unusable and cannot be resolved without user intervention. The design flow stops.


#### Table 9: Message Severities

**RECOMMENDED:** Carefully review all errors and critical warnings issued by the tools when loading a design in memory, or from your active synthesis and implementation run. The messages provide information about problems that require your attention. Many messages include a longer description. along with resolution advice that can be displayed by clicking on the message ID.



For an example, see the following figure. In this example, a primary clock constraint refers to a port that cannot be found in the design (first warning), so the clock is not created (first critical warning) and any other constraints that refer to this clock fail as well.

#### Figure 126: Reviewing Errors and Critical Warning



## **Filtering Messages**

You can filter messages by severity.

To enable or disable the display of a specific message type:

- 1. Go to the Messages window.
- 2. Select (to enable) or deselect (to disable) the check box next to a message severity in the window header.

You can change the severity of a specific message ID. For example, you can decrease the severity of a message you do not believe is critical, or increase the severity of a message you think demands more attention.

To increase or decrease the severity of a message, use the  $set_msg_config$  Tcl command. For example:

set\_msg\_config -id "[Common 17-81]" -new\_severity "CRITICAL WARNING"

For more information on the set\_msg\_config Tcl command, see this link in the Vivado Design Suite Tcl Command Reference Guide (UG835).



## **Vivado Generated Messages**

This section discusses Vivado Generated Messages and includes:

- Synthesis Log
- Implementation Log
- WebTalk Report

## Synthesis Log

The Vivado Synthesis Log is the primary output from the Vivado Synthesis tool including:

- The files processed, which are:
  - 。 VHDL
  - 。 Verilog
  - System Verilog
  - 。 XDC
- Parameter settings per cell
- Nets with Multiple Drivers
- Undriven hierarchical pins
- Optimization information
- Black boxes
- Final Primitive count
- Cell usage by Hierarchy
- Runtime and memory usage

**IMPORTANT!** Review this report or the messages tab for Errors, Critical Warnings and Warnings. The Synthesis tool can issue Critical Warnings and Warnings that become more serious later in the flow.

## **Implementation Log**

The Vivado Implementation Log includes:

- Information about the location, netlist, and constraints used.
- Logic optimization task. The tool runs logic optimization routines by default to generate a smaller and faster netlist.



- The placement phases, plus a post-placement timing estimate (WNS and TNS only).
- The router phases, plus several timing estimates and an estimated post-routing timing summary (WNS, TNS, WHS and THS only).
- Elapsed time and memory for each implementation command and phases.

Review this report or the proper section of the messages tab for Errors, Critical Warnings and Warnings. The Placer generates warnings that may be elevated to Errors later in the flow. If using Stepwise runs, the log contains only the results for the last step.

**IMPORTANT!** Review the Timing Summary Report to view: (1) the Pulse Width timing summary, and (2) additional information about timing violations or missing constraints.

## WebTalk Report

The WebTalk Report is generated during Bitstream. This report helps Xilinx understand how its customers use Xilinx FPGA devices, software, and Intellectual Property (IP). The information collected and transmitted by WebTalk helps Xilinx improve features most important to customers. No proprietary information is collected. For more information, see https://www.xilinx.com/webtalk/.

## **Generating and Waiving Design Checks**

The waiver mechanism provides the ability to waive CDC, DRC, and Methodology violations. After a violation is waived, it is not reported anymore by the <code>report\_cdc, report\_drc</code>, and <code>report\_methodology</code> commands. Waived DRCs are also filtered out from the mandatory DRCs which are run as a prerequisite for the implementation commands such as <code>opt\_design</code>, <code>place\_design</code>, <code>phys\_opt\_design</code>, <code>route\_design</code> or <code>write\_bitstream</code>.

Waivers are XDC compatible and can be imported through the commands, read\_xdc or source. They can be included in any XDC file or Tcl script, in Project or Non-Project modes. They can be created from the top-level or scoped to a hierarchical module. After waivers are added to the design, they are automatically saved inside the checkpoint and restored when the checkpoint is reloaded. The waivers can be written out with the commands, write\_xdc and write\_waivers.

Waivers provide tracking capabilities. Vivado tools record the user who creates the waivers, the date and time of creation, as well as a short description. This information is important for tracking purposes. It is recommended that all the waivers applied to the design are reviewed and verified to ensure that they are valid.





Waivers are first class objects that can be created, queried, reported on, and deleted. Waivers reference other first class objects returned by the Vivado get\_\* commands, such as pins, cells, nets, Pblocks, and sites. These objects must exist in the design prior to creating the waivers. Design objects that do not exist at the time of waiver creation are not covered by the waivers.

**IMPORTANT!** Similar to other constraints, it is recommended to create the waivers on a post-synthesized design. Waivers that are created on post-implemented designs could reference design objects that do not exist inside the post-synthesis netlist. Such waivers are discarded if they are applied on the post-synthesis design.

The waiver mechanism supports replication and deletion of netlist objects. When an object involved in a waiver is replicated, the replicated object is automatically added to the waiver. Similarly, when an object is deleted, any reference to it is automatically removed from the waivers. When the deleted object results in a waiver referencing an empty list of objects, the waiver is deleted from the in-memory design and is not saved in the subsequent checkpoints. The same mechanism applies to timing constraints and clock objects. When a clock gets deleted through logic optimization or by removing the timing constraints (reset\_timing), any waiver referencing the clock object gets deleted and is not saved in the subsequent checkpoints.

**Note:** the Vivado commands rename\_net/rename\_cell/rename\_port/rename\_pin do not rename the design elements inside the waiver. If a waiver refers to a netlist element renamed by one of these commands, the waiver becomes invalid because it still refers to the design element's original name.

*Note*: Custom Design Rule Checks cannot be waived. For more information about user written DRCs, refer to this link in the Vivado Design Suite User Guide: Using Tcl Scripting (UG894).

## **Creating a Waiver**

Waivers can be created from the GUI, from a DRC, Methodology, or CDC violation object, or by manually specifying all the required arguments.

### Creating Waivers from the GUI

Waivers can be directly created from any Report DRC, Report Methodology, and Report CDC GUI result window. To waive violations(s) from the result window, select one or more violations and right-click to select Create Waiver from the context menu. In the following figure, four waivers are created from the four selected CDC violations.





Q   ¥   ♦   C	ୟ 🖪 <	🗞 my_ip	_axi_aclk to my_ip_glblclk			$\checkmark$	Critical warning (901	) 🖌 🕘 V	Varning (10) 🗹 🚺 Info (2)	Hide All	4
General Information	Severity ^1	ID	Description		Depth	Exception	Source (From)		Destination (To)	Categor	лу
Summary (by clock pair)	Oritical	CDC-13	1-bit CDC path on a non-FD pri		Path Pro	nerties		Ctrl+E	i_my_ip_supporST/TXCTRL2[0	] Unsafe	
Summary (by type)	Oritical	CDC-13	1-bit CDC path on a non-FD pri					our L	i_my_ip_supporST/TXCTRL2[1	] Unsafe	
Summary (by waived endpoints)	Oritical	CDC-13	1-bit CDC path on a non-FD pri		Elide Set	ting		•	i_my_ip_supporST/TXCTRL2[3	] Unsafe	
<ul> <li>CDC Details (928)</li> </ul>	Oritical	CDC-13	1-bit CDC path on a non-FD pri	▲	Highlight >				i_my_ip_suppoNST/TXDATA[0]	Unsafe	Unsafe
my_ip_drpclk to my_ip_axi_aclk (1)	Oritical	CDC-13	1-bit CDC path on a non-FD pri		Unhighlig	ght			i_my_ip_suppoNST/TXDATA[3]	Unsafe	
my_ip_glblclk to my_ip_axi_aclk (2)	Critical	CDC-13	1-bit CDC path on a non-FD pri	$\diamond$	Mark			۱.	i_my_ip_suppoNST/TXDATA[4]	Unsafe	
input port clock to my_ip_drpclk (2)	Oritical	CDC-13	1-bit CDC path on a non-FD pri		Unmark			Ctrl+Shift+M	i_my_ip_suppoNST/TXDATA[5]	Unsafe	
my_ip_axi_aclk to my_ip_drpclk (2)	Oritical	CDC-13	1-bit CDC path on a non-FD pri	н	Schematic			i_my_ip_suppoNST/TXDATA[6]	Unsafe		
my_ip_glblclk to my_ip_drpclk (6)	Oritical	CDC-13	1-bit CDC path on a non-FD pri	241	View Path Report				i_my_ip_suppoNST/TXDATA[7]	Unsafe	
my_ip_axi_aclk to my_ip_glblclk (913)	Oritical	CDC-13	1-bit CDC path on a non-FD pri						i_my_ip_suppoNST/TXDATA[8]	Unsafe	
my_ip_drpclk to my_ip_glblclk (2)	Oritical	CDC-13	1-bit CDC path on a non-FD pri		Report Timing on Source to Destination Set Maximum Delay Set Bus Skew				i_my_ip_suppoNST/TXDATA[9]	Unsafe	Unsafe
	Critical	CDC-13	1-bit CDC path on a non-FD pri					•	i my ip suppor ST/TXDATA[10]	Unsafe	
	Critical	CDC-13	1-bit CDC path on a non-FD pri					+	i_my_ip_supporST/TXDATA[11]	Unsafe	
	Oritical	CDC-13	1-bit CDC path on a non-FD pri		Create W	/aiver			i my ip supporST/TXDATA[12]		

#### Figure 127: Waivers Created from CDC Violations

Selecting Create Waiver opens the following widget.

🝌 Create Waive	er	×
Create waivers	for 4 cdc paths	A
User :	xilinx	$\otimes$
Description:	Safe as synchronization done at system level	$\otimes$
Tags:		
Tcl Comman	d Preview	
Q		
create_waive create_waive	r -type CDC -id CDC-13 -from [get_pins {i_my_ip_support_block/jesd204_i/inst/tx_cfg_test_modes_re r -type CDC -id CDC-13 -from [get_pins {i_my_ip_support_block/jesd204_i/inst/tx_cfg_test_modes_re r -type CDC -id CDC-13 -from [get_pins {i_my_ip_support_block/jesd204_i/inst/tx_cfg_test_modes_re r -type CDC -id CDC-13 -from [get_pins {i_my_ip_support_block/jesd204_i/inst/tx_cfg_test_modes_re	eg[2]/C}] eg[2]/C}]
<		>
?	ОК	Cancel

Figure 128: Create Waiver GUI

Even though Vivado tools populate the user name, the field is editable. The description is mandatory and it is recommended to provide some detailed information that can be reviewed by the design team. The field Tags is optional and can be used to provide an additional description through a string or a list of keywords. Its main purpose is documentation because it can be used, for instance, when searching through the XDC file or to filter waivers with the get\_waivers command. The dialog box includes a preview of the Tcl commands that the GUI sends to the Tcl console.



After the Create Waiver window is submitted, one create\_waiver command is sent to the Tcl console by the GUI for each violation that is waived. For DRC and Methodology violations, the create\_waiver command generated by the GUI references the violation object but this is only a transitional form. The waiver engine converts the violation object into a fully descriptive waiver, referencing all the design objects involved in the violation. The waiver that is created never references the original violation object that it is built from. The timestamp is automatically added by the engine when the waiver is created.

After waivers are created from the GUI, the selected rows are grayed out as well as disabled and the report goes stale. This is a visual confirmation that some waivers have been created from this result window. After the GUI report is re-run, the waived violations are filtered out from the new result window.

Report is out of date because path waivers	were changed.	Rerun							
Q   ¥   ♦   C	X ♦ C Q X my_ip_axi_aclk to my_ip_glblclk						🖌 🕛 Warning (10) 🛛 🚺 Info (2) 🛛 I		
General Information	Severity ^1	ID	Description	Depth	Exception	Source (From)	Destination (To)	Category	
Summary (by clock pair)	Critical	CDC-13	1-bit CDC path on a non-FD primitive	0	False Path	i_my_ip_supporodes_reg[2]/C	i_my_ip_supporST/TXCTRL2[0]	Unsafe	
Summary (by type)	Critical	CDC-13	1-bit CDC path on a non-FD primitive	0	False Path	i_my_ip_supporodes_reg[2]/C	i_my_ip_supporST/TXCTRL2[1]	Unsafe	
Summary (by waived endpoints)	Critical	CDC-13	1-bit CDC path on a non-FD primitive	0	False Path	i_my_ip_supporodes_reg[2]/C	i_my_ip_supporST/TXCTRL2[3]	Unsafe	
CDC Details (928)	Critical	CDC-13	1-bit CDC path on a non-FD primitive	0	False Path	i_my_ip_supporodes_reg[1]/C	i_my_ip_suppoNST/TXDATA[0]	Unsafe	
my_ip_drpclk to my_ip_axi_aclk (1)	Oritical	CDC-13	1-bit CDC path on a non-FD primitive	0	False Path	i_my_ip_supporodes_reg[1]/C	i_my_ip_suppoNST/TXDATA[3]	Unsafe	
my_ip_glblclk to my_ip_axi_aclk (2)	Oritical	CDC-13	1-bit CDC path on a non-FD primitive	0	False Path	i_my_ip_supporodes_reg[2]/C	i_my_ip_suppoNST/TXDATA[4]	Unsafe	
input port clock to my_ip_drpclk (2)	Oritical	CDC-13	1-bit CDC path on a non-FD primitive	0	False Path	i_my_ip_supporodes_reg[2]/C	i_my_ip_suppoNST/TXDATA[5]	Unsafe	
my_ip_axi_aclk to my_ip_drpclk (2)	Oritical	CDC-13	1-bit CDC path on a non-FD primitive	0	False Path	i_my_ip_supporodes_reg[2]/C	i_my_ip_suppoNST/TXDATA[6]	Unsafe	
my_ip_glblclk to my_ip_drpclk (6)	Oritical	CDC-13	1-bit CDC path on a non-FD primitive	0	False Path	i_my_ip_supporodes_reg[1]/C	i_my_ip_suppoNST/TXDATA[7]	Unsafe	
my_ip_axi_aclk to my_ip_glblclk (913)	Oritical	CDC-13	1-bit CDC path on a non-FD primitive	0	False Path	i_my_ip_supporodes_reg[1]/C	i_my_ip_suppoNST/TXDATA[8]	Unsafe	
my_ip_drpclk to my_ip_glblclk (2)	Oritical	CDC-13	1-bit CDC path on a non-FD primitive	0	False Path	i_my_ip_supporodes_reg[1]/C	i_my_ip_suppoNST/TXDATA[9]	Unsafe	
	Oritical	CDC-13	1-bit CDC path on a non-FD primitive	0	False Path	i_my_ip_supporodes_reg[2]/C	i_my_ip_supporST/TXDATA[10]	Unsafe	
	Oritical	CDC-13	1-bit CDC path on a non-FD primitive	0	False Path	i_my_ip_supporodes_reg[2]/C	i_my_ip_supporST/TXDATA[11]	Unsafe	

#### Figure 129: Disabled Rows after Waiver Creation

Note: The process to create a waiver from the GUI is the same for DRC and Methodology violations.

### Creating Waivers from a Violation Object

The second method to create waivers is to use the DRC, Methodology, or CDC violation objects. This is the method the GUI uses when the create\_waiver commands are sent to the Tcl console.

The following syntax is used to create a waiver from one or more violation objects:

```
create_waiver -of_objects <ViolationObject(s)> -description <string> [-user
<name>]
```

The description is mandatory. When the user is not specified, the system uses the user id running the Vivado tools.

**Note:** When multiple violation objects are specified, the system creates one waiver per violation. The waivers that are created do not reference the original violation objects. Instead, the waivers contain the list of strings and objects included in the violations.



The violation objects are returned through the get\_cdc\_violations,

get\_drc\_violations, and get\_methodology\_violations commands. These commands only return objects when report\_cdc, report\_drc, and report\_methodology have been run earlier. Use the command line option -name to get the list of violation objects from one of the GUI reports.

The following example code creates a waiver for all CDC-1 violations that have their startpoints inside the module  $top/sync_1$ :

```
report_cdc -name cdc_1
set vios [get_cdc_violations -name cdc_1 -filter {CHECK == CDC-1}]
foreach vio $vios {
    if {[regexp {^top/sync_1}] [get_property STARTPOINT_PIN $vio]]} {
        create_waiver -of $vio -description {Safe by protocol}
      }
}
```

A waiver created from a violation object is built from all the objects and strings referenced inside the violation. This makes the waiver unique to that violation. If you want the waiver to cover multiple violations, you must export the waiver to an external file and edit the create\_waiver command to replace single objects and strings with, for example, patterns and wildcards. See Creating DRC and Methodology Waivers for more information on using patterns and wildcards.

**Note:** For a few DRC and Methodology checks some strings are automatically converted to wildcards, for example, UCIO-1, NSTD-1, TIMING-15, and TIMING-16. For TIMING-15 or TIMING-16, the Setup and Hold slack amount inside the violation is not relevant. When a waiver is created from a TIMING-15 or TIMING-16 violation object, the create\_waiver command automatically replaces the string that represents the slack with a wildcard. This enables the waiver to waive the violation related to a specific object and regardless of the reported slack. Similar behavior applies to UCIO-1 and NSTD-1.

### Creating Waivers from the Command Line

The waiver for a specific DRC and Methodology violation is unique. A violation is an aggregation of strings and/or various device and design objects, such as pins, cells, nets, Pblocks, sites, and tiles. Some DRC, Methodology, and CDC violations could just have one of those elements while others can have multiple elements. The order and content of all the strings and objects is important and must be preserved. When a waiver is created with the arguments specified in the wrong order, the waiver either never waives any violation or it could waive the wrong violation.

Before manually creating a waiver for a specific violation (for example, TIMING-14#1) or a class of violations (for example, TIMING-14), it is recommended to first create an example waiver from the GUI or from a violation object. Use the write\_waiver or write\_xdc commands to export the waiver. You can then relate the content of the waiver created by the system to the original violation and understand the order of strings and objects that need to be specified. You can extrapolate this information for other waivers with the same CDC, DRC, or Methodology ID (for example, TIMING-14).

There are two mandatory arguments for any CDC, DRC, and Methodology waiver:



- ID: The violation or check ID that is waived. The id is specified with -id. For example, CDC-1, TIMING-14, or PDRC-1569. Only one id can be specified at a time.
- Description: Support multi-lines string. Must provide enough information to be reviewed by the team. The description is specified with -description.

You can use the command line option -type to force the waiver type, CDC, DRC, or Methodology. A waiver created with the wrong type does not match any violation. For instance, to waive a CDC violation, the waiver type must be set as CDC. When the type is not specified, the system infers the type from the check id specified with -id. The user name can be overridden using the -user option. By default, the system uses the user id running Vivado Design Suite.

The waivers support the XDC scoping mechanism and the current instance can be changed before creating a waiver. In this case, the current instance information is saved along with the waiver and restored when the waivers are exported as XDC. When scoped waivers are created, it is recommended to use the command line option <code>-scope</code> to ensure that the wildcards are scoped.

A waiver is considered by the system as a duplicate if another waiver already exists with all the exact same arguments. To reduce the memory footprint and runtime, duplicate waivers are not saved and result in a message similar to the following:

```
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-13' is a duplicate and will not be added again.
```

Some DRC/Methodology checks such as RTSAT-\* are read-only and cannot be waived. The list of DRC/Methodology checks that can be waived can be filtered by checking the property IS\_READ\_ONLY on the DRC/Methodology check objects. For example:

```
set allWaivableChecks [get_drc_checks -filter {!IS_READ_ONLY}]
set allWaivableChecks [get_methodology_checks -filter {!IS_READ_ONLY}]
```

The following message is an example of an error message generated by create\_waiver when waiving a read-only check such as DRC RTSTAT-12:

```
\mbox{ERROR:} [Vivado_Tcl 4-934] Waiver ID 'RTSTAT-12' is READONLY and may not be waived.
```

#### **Creating DRC and Methodology Waivers**

The number and types of additional arguments for create\_waiver depends on the DRC and Methodology violation that needs to be waived. Few DRC and Methodology violations, such as TIMING-9, have no other arguments because the message is generic and non-specific. Other DRC and Methodology violations can include multiple strings and different types of objects.

*Note*: It is not recommended to waive violations that do not reference any string or object such as TIMING-9 and TIMING-10.



The strings inside the violation are specified with <code>-string</code> inside the waiver. The device or design objects (pins, cells, nets, Pblocks, and sites) are specified with the <code>-objects</code> option. Each of these command line options should be specified as many times as the violation contains those elements.

When a waiver is created from the GUI or from a violation object, the waiver is defined to only waive that exact violation as it specifies all the strings and objects that make that violation unique. When the waiver is manually created, it is possible to widen the coverage of the waiver so that multiple violations can be waived from a single waiver. To expand a waiver to cover multiple violations:

- Use patterns for the get\_\* commands in place of a specific name
- Use a wildcard in place of a string or an object. Wildcards are special keywords such as '\*' for 'any string' or '\*PIN' for 'any pin' (refer to the following table). As long as an object of the same type matches the element found inside the violation for the same position, it is a match. When all the elements from the waiver match the violation, then the violation is waived.
- Specify a list of objects instead of a single object. As long as the object inside the violation matches one of the objects inside the list of objects at the same position inside the waiver, it is a match. When all the elements from the waiver match the violation, then the violation is waived.

For example: the command below waives a single TIMING-14 violation that references the cell mux2\_inst/mux\_out\_INST\_0:

Suppose that the design has multiple cells mux2\_inst/mux\_out\_INST\_\*, the above waiver could be modified to waive the TIMING-14 violations related to all those cells by using a pattern for the get\_cells command:

The following table summarizes the keywords used as wildcards based on the object type.

Object	Wildcard
Cell	*CELL
Net	*NET
Pin	*PIN
Port	*PORT
Site	*SITE
Tile	*TILE
BEL	*BEL

#### Table 10: Wildcard Keywords





#### Table 10: Wildcard Keywords (cont'd)

Object	Wildcard	
Package Bank	*PKGBANK	
Clock Region	*CLKREGION	
Clock	*CLOCK	
Pblock	*PBLOCK	
String	*	

**Note:** <code>create\_waiver -scope</code> forces the wildcards for pins and cells to be scoped to the current instance where the waiver is created. When creating scoped waivers, <code>-scope</code> ensures that wildcards for pins and cells do not match objects located at a higher level than the scope, which could result in waiving violations that must not be waived.

#### **Creating CDC Waivers**

CDC waivers are simpler to define because each CDC violation references only two pin(s) or port(s) objects for the source and destination elements. Use the command line options -from/-to for specifying the source and destination pins or ports. CDC waivers cannot be defined with -string/-objects.

**IMPORTANT!** The CDC waivers are not sensitive to the source and destination clocks but only to the source and destination pins. As a result creating waivers from the GUI or from some CDC violation objects that reference the same source and destination pins but for different clock pairs results in a warning such as: WARNING: [Vivado\_Tcl 4-935] Waiver ID 'CDC-7' is a duplicate and will not be added again.

The following command creates a CDC-1 waiver between the source pin U\_CORE/U00\_TOP/ sr\_reg[3]/C and the destination pin U\_CORE/U10/ar\_reg[3]/CE.

```
create_waiver -id {CDC-1} -description "CDC violations" \
-from [get_pins {U_CORE/U00_TOP/sr_reg[3]/C}] \
-to [get_pins {U_CORE/U10/ar_reg[3]/CE}]
```

If one of the command line options -from or -to is omitted, the waiver engine considers the missing option as a wildcard.

The following two commands are equivalent and waive all CDC-1 to the endpoint pin U\_CORE/U10/ar\_reg[3]/CE, regardless of the startpoint:

```
create_waiver -id {CDC-1} -description "CDC violations" \
-from {*PIN} \
-to [get_pins {U_CORE/U10/ar_reg[3]/CE}]
create_waiver -id {CDC-1} -description "CDC violations" \
-to [get_pins {U_CORE/U10/ar_reg[3]/CE}]
```



### **CDC Rules Precedence**

By default, Report CDC only reports one violation per endpoint and per clock-pair. When multiple violations exist for an endpoint and for a specific clock-pair, only the CDC violation with the highest precedence is reported.

The CDC rules are sorted as shown in the table below from the highest to the lowest precedence.

Rule ID	CDC Topology	Severity	Category
CDC-18	Synchronized with HARD_SYNC Primitive	Info	Safe
CDC-13,14	1-bit and multi-bit CDC path on a non-FD primitive	Critical	Unsafe
CDC-17	MUX Hold Type	Warning	Safe
CDC-16	MUX Туре	Warning	Safe
CDC-15	СЕ Туре	Warning	Safe
CDC-26	LUTRAM read/write potential collision	Warning	Safe
CDC-7	Asynchronous Reset not synchronized	Critical	Unknown
CDC-1, 4	1-bit and Multi-bit CDC not synchronized	Critical	Unknown
CDC-12	Multi-Clock Fan-in	Critical	Unsafe
CDC-10	Combinatorial Logic detected between synchronizer	Critical	Unsafe
CDC-11	Fan-out from Launch Flop to destination domain	Critical	Unsafe
CDC-9	Asynchronous Reset synchronized with ASYNC_REG property	Info	Safe
CDC-6	Multi-bit synchronized with ASYNC_REG property	Warning	Unsafe
CDC-3	1-bit synchronized with ASYNC_REG property	Info	Safe
CDC-8	Asynchronous Reset synchronized with missing ASYNC_REG property	Warning	Safe
CDC-2,5	1-bit and multi-bit CDC synchronized with missing ASYNC_REG property	Warning	Safe

#### Table 11: CDC Rules Precedence

*Note*: Some rules with severity Warning are listed above with a higher precedence than other critical rules because those rules cannot actually apply to the same endpoint due to different CDC topologies.

When an endpoint has multiple CDC violations, if the violation with the highest precedence is waived, the next violation is reported based on the precedence order.

To create waivers for a design, it could be convenient to report all the CDC violations for each endpoint in a single run, regardless of the rules precedence. Use the <code>report\_cdc</code> command line option <code>-all\_checks\_per\_endpoint</code> to generate an extensive report of all the CDC violations in the design.

**Note:** -all\_checks\_per\_endpoint is only available from the Tcl console and is not supported in the Report CDC dialog window. However, the results of -all\_checks\_per\_endpoint can be displayed in the Vivado IDE using the -name option.



# **Reporting the Waivers**

It is recommended to verify that only the expected violations have been waived. This must be done after the waivers are defined and before the final bitstream.

Report CDC, Report DRC, and Report Methodology commands support multiple reporting modes:

- By default, the report\_cdc, report\_drc, and report\_methodology commands only report the violations that are not waived.
- Use -waived to force report\_cdc, report\_drc, and report\_methodology commands to only report the violations that have been waived. The report must be reviewed to confirm that all the waived violations are expected.
- Use -no\_waiver to force report\_cdc, report\_drc, and report\_methodology commands to run without applying the waivers. In this mode, all violations are reported whether they are waived or not.

The three reporting modes are available from the command line and from the GUI Report dialog windows. The image below from Report DRC illustrates the selection of the reporting modes under the Waivers section. The same Waivers section is also available for Report CDC and Report Methodology widgets.

Report DRC			<b>×</b>
Check design against s	elected rule decks and/or individual desig	gn rules.	4
O Ignore all waive	drc_1 y waived violations ers		
Rule Decks	ecks checks checks im_checks o_checks	Q       X       ♦         ~       All Rules (2100)         >       Netlist (738)         >       Pin Planning (110)         >       Clocking (4)         >       Memory (148)         >       Floorplan (9)         >       Implementation (237)         >       Physical Configuration (842)         >       ØRC System (1)         >       Ødwizio (3)	Î
<ul> <li>✓ Open in a new tab</li> <li>?</li> </ul>		ОК	Cancel

### Figure 130: Reporting Modes for Waivers



In the CDC, DRC, and Methodology GUI result windows, there are some visual differences when a result window contains waived violations, the icon in front of each violation is different and the name of the result window includes the number of waived violations.

*Note*: Waivers cannot be created from the result window of waived CDC, DRC, and Methodology violations.

The example below illustrates a result window of waived DRCs with only two waived violations.

### *Figure 131:* **Waived DRC Violations**

Tcl Console Messages DRC	× ? _ D	Ľ
Q   ¥   €   €   ₩   2	1 🕒 2 Warnings 🛛 Hide All	
Name	Details	
RAMB36E2 (2)		^
<ul> <li></li></ul>	)	
💋 REQP #1	The RAMB36E2 cell <u>DEVICE 8SERIES.WITH BMM INFO.TRUE DP.SIMPLE PRIM36.SERIES8 TDP SP36 NO ECC ATTR.ram</u> has WRITE_ active signal.	Ň
💋 REQP #2	The RAMB36E2 cell <u>DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram</u> has WRITE_ active signal.	۸
<.		ē.,
drc_1 (2 waived)		

To get a summary report of all the waivers and the waived violations, use the report\_waivers command. The report is only available from the Tcl console.

report\_waivers only reports statistics that are extracted by report\_cdc, report\_drc, and report\_methodology commands. To get accurate statistics, it is necessary to run report\_cdc, report\_drc, and report\_methodology before report\_waivers and any time the waivers have been modified (added or deleted). The statistics are updated regardless of whether the reports are run from the command line or GUI. Failure to have updated statistics, report\_waivers issues one or more of the following messages, depending on which of the CDC, DRC, or Methodology information is outdated:

```
WARNING: [Vivado_Tcl 4-972] Waiver counts for 'CDC' will be invalid because
report_cdc has not been run since waivers were changed; please run the
report_cdc
command.
WARNING: [Vivado_Tcl 4-972] Waiver counts for 'DRC' will be invalid because
report_drc has not been run since waivers were changed; please run the
report_drc
command.
WARNING: [Vivado_Tcl 4-972] Waiver counts for 'METHODOLOGY' will be invalid
because
report_methodology has not been run since waivers were changed; please run
the
report_methodology command.
```

The report from report\_waivers includes a summary table and a detailed table for each of the CDC, DRC, and Methodology waivers. The table columns are:



- Total Vios: Total number of violations before the waivers apply. That is the number of violations that would be reported without waivers. Multi-bit rules are accounted for by the number of endpoints.
- Remaining Vios: Number of violations after the waivers apply. When no violation is waived, this number matches Total Vios. Multi-bit rules are accounted for by the number of endpoints.
- Waived Vios: Number of violations that are waived. When no violation is waived, this number is 0. Multi-bit rules are accounted for by the number of endpoints.
- Used Waivers: Number of waivers that have waived some violation(s). One waiver can waive multiple violations if it includes some patterns or wildcards.
- Set Waivers: Number of waivers that have been applied to the design. Ideally, the number of Used Waivers and Set Waivers should match. The numbers do not match when some waivers have been defined but they do not match any violation.

By default, only the rules that have some waivers defined are reported in the detailed tables. However, the first Summary table reports all the violations in the design.

#### Figure 132: report\_waivers Default Report

Table Of Contents 									
	DETAILS (METH DETAILS (CDC)	ODOLOGY)							
	. ,								
1. REPORT									
1. REPORT									
		Remaining Vios							
DRC	240	240	0	0	0				
METHODOLOG	Y 166	162 923	4	4	4				
		923 sed on the most r			6 rt methodology	/report cdc run	з.		
	DETAILS (DRC)								
	rity Descrip	tion Total Vios	Remaining Vi	ios Waiv	ed Vios Used I	Waivers Set Wa	ivers		
			-						
	DETAILS (METH								
	everity Desc	ription			-	Waived Vios			
		drives async rese							
	DETAILS (CDC)								
Rule Se	verity Descr	iption				-		Used Waivers	
		unknown CDC circ				530			4
		ut from launch fl	-					2	2

Note: Any 'Rule' which is flagged by '\*' is an aggregating message and its counts are based on the number of objects represented, rather than the number of messages.



With the command line option <code>-show\_msgs\_with\_no\_waivers</code>, the detailed tables report all the checks that have some violations, regardless of whether a waiver exists or not for that particular rule.

Figure 133: report	waivers -show	msas with	no waivers
<b>J ·</b> · · · · · · · · · · · · · · · · ·			

Table Of														
1. REPORT														
		5 (DRC: no	vaivers)											
		5 (METHODOL												
4. REPORT														
		-												
1. REPORT														
Waiver Ty	ype Tota	al Vios Re		Waived Vios										
		24				0								
METHODOLO				4	4	4								
CDC	929	92	3	6	6	6								
Note: Thi	nis report	; is based	on the most r	ecent report_d	drc/report_me	thodolog	gy/report_	cdc runs.						
2. REPORT		5 (DRC)												
Rule	Sever	ity	Description								Remaining Vios			
LOCE-1				es contradict									0	0
						103 011 1	togic abbi	gnea co one	IDIOCK				0	0
NSTD-1	Criti		Inspecified	T/O Standard										
				I/O Standard t Routing									0	
RTSTAT-13	.3 Criti	al Warning	Insufficien								1		0 0	0
RTSTAT-13	.3 Criti	al Warning	Insufficien	t Routing						1	1	0		0
RTSTAT-13	.3 Criti	al Warning	Insufficien	t Routing						1	1	0		0
RTSTAT-13 UCIO-1	.3 Criti Criti	cal Warning cal Warning	Insufficien Unconstrain	t Routing						1	1	0		0
RTSTAT-13 UCIO-1 3. REPORT	3 Criti Criti T DETAIL:	cal Warning cal Warning 5 (METHODOL	Insufficien Unconstrain OGY)	t Routing ed Logical Pop	rt					1 125	1 125	0		0
RTSTAT-13 UCIO-1 3. REPORT Rule	.3 Criti Criti RT DETAIL: Sever:	cal Warning cal Warning 5 (METHODOL ity Descri	Insufficien Unconstrain OGY) ption	t Routing ed Logical Por	rt Total Vios					1 125 Naivers Set	1 125 Waivers	0		0
RTSTAT-13 UCIO-1 3. REPORI Rule	3 Critic Critic RT DETAIL: Sever:	cal Warning cal Warning 5 (METHODOL ity Descri	Insufficien Unconstrain OGY) ption	t Routing ed Logical Por	rt Total Vios 					1 125 Naivers Set	1 125 Waivers	0		0
RTSTAT-13 UCIO-1 3. REPORI Rule	3 Critic Critic RT DETAIL: Sever:	cal Warning cal Warning 5 (METHODOL ity Descri	Insufficien Unconstrain OGY) ption	t Routing ed Logical Por	rt Total Vios 			4		1 125 Naivers Set	1 125 Waivers	0		0
RTSTAT-13 UCIO-1 3. REPORI Rule	3 Critic Critic RT DETAIL: Sever:	cal Warning cal Warning 5 (METHODOL ity Descri	Insufficien Unconstrain OGY) ption	t Routing ed Logical Por	rt Total Vios 			4 0	4	1 125 Naivers Set 4	1 125 Waivers	0		0
RTSTAT-13 UCIO-1 3. REPORI 	3 Criti Criti T DETAIL: Sever: Warnin Warnin O Warnin	cal Warning cal Warning 5 (METHODOL ity Descri ity Descri ig LUT dr ig Unknow ig Missin	Insufficien Unconstrain DGY) ption ives async re a CDC Logic y property on	t Routing ed Logical Por	rt Total Vios  49 1 1			4 0 0	4 0	1 125 Naivers Set 4 0	1 125 Waivers	0		0
RTSTAT-13 UCIO-1 3. REPORI 	3 Criti Criti T DETAIL: Sever: Warnin Warnin O Warnin	cal Warning cal Warning 5 (METHODOL ity Descri ity Descri ig LUT dr ig Unknow ig Missin	Insufficien Unconstrain DGY) ption ives async re a CDC Logic y property on	t Routing ed Logical Por set alert synchronizer	rt Total Vios  49 1 1	45 1 1		4 0 0	4 0 0	1 125 Maivers Set 4 0 0	1 125 Waivers	0		0
RTSTAT-1: UCIO-1 3. REPORT  Rule  LUTAR-1 TIMING-10 TIMING-10	<pre>.3 Critic Critic XT DETAIL: Sever: </pre>	cal Warning cal Warning S (METHODOL S (METHODOL LUT Descri 	Insufficien Unconstrain OGY) ption ives async re n CDC Logic g property on g input or ou	t Routing ed Logical Por set alert synchronizer	rt Total Vios  49 1 1	45 1 1		4 0 0	4 0 0	1 125 Maivers Set 4 0 0	1 125 Waivers	0		0
RTSTAT-1: UCIO-1 3. REPORI 	X Critic Critic XT DETAIL: Sever: Warnin Warnin Warnin Warnin XI DETAIL:	cal Warning cal Warning 5 (METHODOL ity Descri ig LUT dr ig Untrow ig Missin ig Missin 5 (CDC)	Insufficien Unconstrain JGY)  ption twes async re h CDC Logic y property on g input or ou	t Routing ed Logical Por set alert synchronizer	rt Total Vios  49 1 1	45 1 1		4 0 0 0	4 0 0	1 125 Maivers Set 4 0 0 0	1 125 Waivers	0		0
RTSTAT-1: UCIO-1 3. REPORD  Rule UUTAR-1 TIMING-9 TIMING-10 TIMING-16  Rule S	3 Critic Critic XI DETAILS Sever: Warnin 0 Warnin 20 Warnin XI DETAILS Severity	sal Warning Sal Warning S (METHODOL Lty Descri 	Insufficien Unconstrain DGY) DGY) DGY) Dives async re a CDC Logic y property on y input or ou	t Routing ed Logical Por set alert synchronizer tput delay	Total Vios  49 1 1 115	45 1 1 115	Total Vi	4 0 0 0 0 s Remainir	4 0 0 0	1 125 Naivers Set 4 0 0 0 Waived Vic	1 125 Waivers	0 0 Set Waivers		0
RTSTAT-1: UCIO-1 3. REPORI 	3 Critic Critic Sever: Warnin Warnin Warnin Warnin Warnin Warnin Sever: Sever:	sal Warning sal Warning 5 (METHODOL ity Descri 	Insufficien Unconstrain DGY) DGY) DGY) Dives async re a CDC Logic y property on y input or ou	t Routing ed Logical Por set alert synchronizer tput delay	Total Vios  49 1 1 115	45 1 1 115	Total Vi 534	 0 0 0  530	4 0 0 0	1 125 Naivers Set 4 0 0 0 Waived Vic	1 125 Waivers	0 0 Set Waivers		0
RTSTAT-1: UCIO-1 3. REPORI 	3 Critic Critic KT DETAIL: Sever: Warnin 0 Warnin 0 Warnin 8 Warnin Severity Critical Critical	sal Warning S (METHODOL S (METHODOL Lty Descri JUT dr ng Unknow ng Missin S (CDC) Descripti  T-bit unk Fan-out F	Insufficien Unconstrain DGY) DGY) Dion Uses async re to CDC Logic g property on g input or ou Dives async re to CDC Logic g property on g input or ou Dives async re to CDC Logic g property on g input or ou Dives async re to CDC Logic g property on g input or ou Dives async re to CDC Logic g property on g input or ou Dives async re to CDC Logic g property on g input or ou Dives async re to CDC Logic g property on g input or ou Dives async re to CDC Logic g property on g input or ou Dives async re to CDC Logic Dives async re to CDC Logic g property on g input or ou Dives async re to CDC Logic g property on g input or ou Dives async re to CDC Logic g property on g input or ou Dives async re to CDC Logic g property on g input or ou Dives async re to CDC Logic g property on fill to CDC Cor to CDC Cor to CDC Logic g property on fill to CDC Logic g property on fill to CDC Logic g property on fill to CDC Logic g property of the fill to CDC Cor to CDC CO to CDC CO t	t Routing ed Logical Por set alert synchronizer tput delay uitry op to destinat	Total Vios  49 1 1 115 115	45 1 1 115	Total Vi  534 2	 4 0 0 0 0 8 8 8 8 8 9 0 0	4 0 0 0	1 125 Naivers Set 4 0 0 0 0 Waived Vic 4 2	1 125 Waivers - Used Waivers 4 2	0 0 Set Waivers 		0
RTSTAT-13 UCIO-1 3. REPORD 	3 Critic Critic Sever: Warni 9 Warni 10 Warni 8 Warni 8 Warni 10 Warni 20 W	sal Warning Sal Warning S (METHODOL Lty Descri J LUT dr J UNT dr J UNT dr J UNT dr J UNT dr J UNT dr J UNT dr J S (CDC) Descripti 	Insufficien Unconstrain DGY) DGY) Uses async re a CDC Logic y property on y input or ou uses async re a CDC Logic not count of the synchronized not count of the synchronized with the synchronized with	t Routing ed Logical Por set alert synchronizer tput delay uitry op to destinat h ASYNC_REG pi	Total Vios  49 1 1 115 115	45 1 1 115	Total Vi  534 2 9	 4 0 0 0 0 0 0 530 0 9	4 0 0 0	1 125 Naivers Set 4 0 0 0 0 Waived Vic 4 2 0 0	1 125 Waivers 	0 0 5 5 5 5 5 7 4 2 0		0
RTSTAT-13 UCIO-1 3. REPORI 	A Critic Critic Sever: Warnin	sal Warning Sal Warning Sal Warning Sal Warning Sal Warning Sal Warning Sal Warning Sal Warning Missin Sal CDC) Descripti 	Insufficien Unconstrain DGY) DGY) DGY) Unconstrain Unconstrain Unconstraint Unconstraint Unconstraint Unconstraint Unconstraint DGY) Unconstraint Un	t Routing ed Logical Por set alert synchronizer tput delay uitry op to destinat h ASYNC_REG pu	Total Vios  49 1 1 1 115 tion clock roperty	45 1 1 115	Total Vi  534 2 9 5	 0 0 0 0 8 8 8 9 5 5 1 1 1 1 1 1 1 1 1 1 1 1 1	4 0 0 0	1 125 Naivers Set 4 0 0 0 Waived Vic 4 2 0 0	1 125 Waivers 	0 0 Set Waivers 		0
RTSTAT-1: UCIO-1 3. REPORJ 	A Critic Critic Sever: Warnin O Warnin O Warnin Severity Critical Info	sal Warning Sal W	Insufficien Unconstrain DGY) DGY) Uves async re twes async re twes async re use async re twes async re twe twe twe twe twe twe twe twe twe twe	t Routing ed Logical Por set alert synchronizer tput delay uitry op to destinat h ASYNC_REG pp circuitry chronized witl	Total Vios 49 1 1 15 tion clock roperty h ASYNC_REG p	45 1 1 115	Total Vi  534 2 9 5 7	<pre> 4 0 0 0 0 </pre>	4 0 0 0	1 125 Naivers Set 4 0 0 0 0 Waived Vic 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 125 Waivers Used Waivers 4 2 0 0 0	0 0 5 5 5 5 5 7 7 7 7 7 7 7 7 7 7 7 7 7		0
RTSTAT-13 UCIO-1 3. REPORI 	A Critic Critic Sever: Warnin Critical Critical Info Critical Info Critical Info Critical Info Critical Info Critical Info Critical Info Critical Info	sal Warning Sal Warning S (METHODOL Lty Descri J LUT dr J UT d	Insufficien Unconstrain DGY) DGY) Ures async re h CDC Logic y property on y input or ou unconstraint com Launch fl bhronized wit unknown CDC Dus reset syn unal logic de	t Routing ed Logical Por set alert synchronizer tput delay uitry op to destinat h ASYNC_REG put circuitry chronized with tected before	Total Vios 	45 1 1 115	Total Vi  534 2 9 5 7 187		4 0 0 0	1 125 Naivers Set 4 0 0 0 Waived Vic 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 125 Waivers 	0 0 5 5 5 5 5 7 4 2 0 0 0 0 0		0
RTSTAT-13 UCIO-1 3. REPORJ 	A Critic Critic Sever: Warnin Warnin Warnin Warnin Warnin Severity Critical Critical Info Critical	sal Warning S (METHODOL ty Description Ig LUT dr Ig Unknow Ig Unknow Ig Unknow G (CDC) Description 	Insufficien Unconstrain DGY) DGY) DGY) DGY DGY DGY DGY DGY DGY DGY DGY DGY DGY	t Routing ed Logical Por set alert synchronizer tput delay uitry op to destinat h ASYNC_REG pu chronized with tected before orFD primitive	rt Total Vios  49 1 1 1 115 tion clock roperty h ASYNC_REG p a synchroniz e	45 1 1 115	Total Vi  534 2 9 5 7 187 170	4 0 0 0 0 0 0 0 0 0 0 9 5 7 187 170	4 0 0 0	1 125 Naivers Set 4 0 0 0 Waived Vic 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 125 Waivers 	0 0 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		0
RTSTAT-13 UCIO-1 3. REPORI Rule UTTAR-1 TIMING-9 TIMING-10 TIMING-10 TIMING-10 CDC-1 C CDC-1 C CDC-1 C CDC-1 C CDC-3 C CDC-1 C CDC-1 C CDC-1 C	AT DETAIL: Critic Sever: Warnin Warnin Warnin Warnin Warnin Warnin Severity Critical Critical Critical Critical Critical Critical Critical Critical	sal Warning Sal Warning S (METHODOL Lty Descri J LUT dr J	Insufficien Unconstrain DGY) DGY) DGY Uses async re a CDC Logic g property on g input or ou g input or ou con hown CDC circ com launch fl chronized wit unknown CDC Dus reset syn onal logic de path on a no CDC path on	t Routing ed Logical Por set alert synchronizer tput delay uitry op to destinat h ASYNC_REG put circuitry chronized with tected before	Total Vios 	45 1 1 115	Total Vi  534 2 9 5 7 187 170 5		4 0 0	1 125 Naivers Set 4 0 0 0 Waived Vic 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 125 Waivers 	0 0 5 5 5 5 5 7 4 2 0 0 0 0 0		0

Note: Any 'Rule' which is flagged by '\*' is an aggregating message and its counts are based on the number of objects represented, rather than the number of messages.

In addition to the above reports, report\_waivers can export the list of waivers that have matched a CDC, DRC, or Methodology violation and those that did not match any violation. Use the options -write\_valid\_waivers to export waivers that have matched a violation and -write\_ignore\_waivers to export the waivers that did not match any violation. It is recommended to review the list of waivers that did not match any violation. When waivers that did not match are not expected, make sure that the waivers are correctly defined.



The options -write\_valid\_waivers and -write\_ignore\_waivers filter the waivers based on the information reported by the latest execution of report\_cdc, report\_drc, and report\_methodology commands. When report\_drc or report\_methodology are run with a rule deck or a subset of checks, some waivers are ignored for the checks that have not been run. It is recommended to run all the DRC/Methodology checks before using -write\_valid\_waivers and -write\_ignore\_waivers. For example:

```
report_cdc -all_checks_per_endpoint
report_drc -checks [get_drc_checks]
report_methodology -checks [get_methodology_checks]
report_waivers -write_valid_waivers -file waivers_valid.xdc
report_waivers -write_ignored_waivers -file waivers_ignored.xdc
```

# **Exporting the Waivers**

As part of the design constraints, the waivers are automatically saved inside the checkpoint and restored from the checkpoint. Waivers are saved inside both the plain XDC and binary constraints.

Use write\_xdc and write\_waivers commands to export the waivers as a standalone XDC file. The XDC can be reloaded inside Vivado tools with the read\_xdc or source commands.

The write\_xdc command exports all the waivers inside the XDC file along with all the design constraints. This includes the waivers defined by the user and also the Xilinx IP waivers. The constraints inside the XDC are in the same order as they have been applied to the design. To only export the waivers, use the command line option -typewaiver. For example:

write\_xdc -type waiver -file waivers.xdc

IMPORTANT! The IP waivers are identified with the option <code>create\_waiver -internal</code>. User waivers must never use the option <code>create\_waiver -internal</code>. This option is exclusively reserved for Xilinx IP waivers.

The write\_waivers command differs from write\_xdc because it only exports the user waivers and provides more control and granularity. The Xilinx IP waivers are not exported through write\_waivers. By default, all the user CDC, DRC, and Methodology waivers are exported. Use the option <code>-type</code> to only export CDC, DRC, or Methodology waivers.

For example, the command below exports all CDC waivers to the file waivers\_cdc.xdc:

write\_waivers -type CDC -file waivers\_cdc.xdc

All the waivers for a particular check id can be exported with the option -id. The example below export all the waivers for the Methodology check TIMING-15:

write\_waivers -id TIMING-15 -file waivers\_timing\_15.xdc



The following table summarizes the differences between write\_xdc and write\_waivers commands with regards to the user waivers and Xilinx IP waivers.

#### Table 12: Exporting the Waivers

Vivado Command	Export User Waivers	Export Xilinx IP Waivers
write_xdc	Yes	Yes
write_waivers	Yes	No

## **Other Waiver Commands**

The get\_waivers command returns a collection of waiver objects. Waivers can be returned by type, name, or pattern.

The following commands return all the DRC waivers:

get\_waivers -type DRC
get\_waivers -filter {TYPE == DRC}

The following commands return all the DRC DPIR-2 waivers:

```
get_waivers DPIR-2#*
get_waivers -filter {ID == DPIR-2}
get_waivers -filter {NAME =~ DPIR-2#*}
```

*Note*: Xilinx IP waivers are not returned by the get\_waivers command.

The delete\_waivers command deletes user waiver objects. The collection of waiver objects must be built from get\_waivers.

The following command deletes all the waivers:

delete\_waivers [get\_waivers]

The following command deletes all the CDC waivers:

delete\_waivers [get\_waivers -type CDC]

Note: Xilinx IP waivers cannot be deleted.





# **Configurable Report Strategies**

Configurable Report Strategies provide the ability to select which reporting commands are run after each step of the synthesis and implementation runs in the Vivado project mode. Depending on the design stage, the design complexity and the user preferences, a different set of reports need to be automatically generated and are commonly reviewed. Several pre-defined synthesis and implementation report strategies are available by default. In addition, the Vivado<sup>®</sup> IDE allows the creation of new report strategies which are saved with the user preferences along with any other Vivado IDE settings.

# **Setting Run Report Strategies**

By default, all synthesis and implementation runs will use their corresponding default Reports Strategy. To set a different Report Strategy:

- 1. Select a run in the Design Runs window.
- 2. Select the Reports tab in the Run Properties window.
- 3. Select the strategy from the Report Strategy drop down list.

Implementation Run Properties ? 💷 🗆							
✓ impl_1			←   ⇒   ✿				
Report Strategy:	🏂 Vivado Implementation Default Repo	<ul> <li>Vivado Implementation Default Reports (Vivado Implementation 2017)</li> </ul>					
Q   <u>∓</u>   ≑	User Defined Report Strategies						
Report	h Vivado Implementation Defa						
✓ Design Initializ	h UltraFast Design Methodolo						
🗋 impl_1_i	Performance Explore Report B Timing Closure Reports	15					
✓ Opt Design (op	🏂 No Reports						
🕅 impl_1_c							
🗅 impl_1_c							
✓ Power Opt Des							
🗋 impl_1_r	1						
Y Place Design (			~				
🕅 impl_1_r			1.				
🕅 impl_1_p	lace_report_utilization_0	Compute utilization of device and display report (report_utilization)	sir = false; packthru =				
🕅 impl_1_p	lace_report_control_sets_0	Report the unique control sets in design (report_control_sets)	verbose = false;				
🗋 impl_1_p	lace_report_incremental_reuse_0	eq:compute achievable incremental reuse for the given design-check	hierarchical = false;				
<			· · · · · · · · · · · · · · · · · · ·				
General Prope	erties Options Log Reports	Messages					

### *Figure 134:* Selecting the Report Strategy for an Implementation Run

Two Flow categories are available and each of them provide several pre-defined report strategies as well as any user-defined strategies.



Flow	Report Strategy	Note
Synthesis	Vivado Synthesis Default Reports	Only runs the utilization report at the end of synthesis
	No Reports	Best strategy to minimize runtime
Implementation	Vivado Implementation Default Reports	Runs same reports as in Vivado releases prior to 2017.3
	UltraFast Design Methodology Reports	Runs all reports recommended in the UltraFast Design Methodology Guide for Xilinx FPGAs and SoCs (UG949)
	Performance Explore Reports	Same as the default reports, plus additional timing reports after phys_opt_design
	Timing Closure Reports	Same as UltraFast Design Methodology Reports, plus several report_design_analysis and report_qor_suggestions reports
	No Reports	Best strategy to minimize runtime

### Table 13: Flows and Report Strategies

Before launching the run, some reports are greyed out due to one of the following reasons:

- They are associated with a disabled flow step
- They are disabled by the user

After the run has completed, all available reports have a green check mark and can be opened by double-clicking on them from the Reports tab. Some reports are not available for one of the following reasons:

- They are associated with a disabled flow step
- They are disabled by the user
- They are enabled in the Incremental Compile runs only



✓ impl_1 ← ⇒				
Report Strategy: 🙎 Vivado Implementation Default Rep	orts (Vivado Implementation 2017)			
$Q \mid \underbrace{\mathtt{T}}_{T} \mid \diamondsuit \mid \underbrace{\mathtt{T}}_{T} \mid \underbrace{\mathtt{T}} \mid \underbrace{\mathtt{T}}_{T} \mid \underbrace{\mathtt{T}} \mid \underbrace{T} \mid \underbrace{T}} \mid \underbrace{\mathtt{T}} \mid \underbrace{\mathtt{T}} \mid $				
Report	Report Type	Optio		
<ul> <li>Power Opt Design (power_opt_design)</li> </ul>				
impl_1_power_opt_report_timing_summary_0	Report timing summary (report_timing_summary)	check		
<ul> <li>Place Design (place_design)</li> </ul>				
谢 impl_1_place_report_io_0	Display information about all the IO sites on the devi			
impl_1_place_report_utilization_0	Compute utilization of device and display report (rep	slr = f		
impl_1_place_report_control_sets_0	Report the unique control sets in design (report_co	verbo		
impl_1_place_report_incremental_reuse_0	Compute achievable incremental reuse for the give	hiera		
impl_1_place_report_incremental_reuse_1	Compute achievable incremental reuse for the give	hiera		
impl_1_place_report_timing_summary_0	Report timing summary (report_timing_summary)	check		
<ul> <li>Post-Place Power Opt Design (post_place_power_opt_</li> </ul>	_design)			
impl_1_post_place_power_opt_report_timing	Report timing summary (report_timing_summary)	check		
<ul> <li>Post-Place Phys Opt Design (phys_opt_design)</li> </ul>				
impl_1_phys_opt_report_timing_summary_0	Report timing summary (report_timing_summary)	check		
<ul> <li>Route Design (route_design)</li> </ul>				
impl_1_route_report_drc_0	Run DRC (report_drc)	upgra		
impl_1_route_report_methodology_0	Methodology Checks (report_methodology)			
impl_1_route_report_power_0	Run power estimation and display report (report_po	advis		
impl_1_route_report_route_status_0	Report on status of the routing. (report_route_status)	list_a		
🕅 impl_1_route_report_timing_summary_0	Report timing summary (report_timing_summary)	check		
impl_1_route_report_incremental_reuse_0	Compute achievable incremental reuse for the give	hiera		
impl_1_route_report_clock_utilization_0	Report information about clock nets in design (repor	write_		
impl_1_route_implementation_log_0		>		

Figure 135: Viewing Generated Run Reports

**TIP:** Several timing summary reports are only generated when setting the legacy project property *ENABLE\_OPTIONAL\_RUNS\_STA.* Xilinx reserves the right to eliminate this property in a future release. Example: *set\_property\_ENABLE\_OPTIONAL\_RUNS\_STA\_1\_[current\_project]* 

# **Editing Run Report Strategies**

After selecting the Report Strategy for a Run, you can decide to add, delete, or edit reports by selecting a report and clicking on the corresponding buttons in the Reports tab, or right-clicking over any existing report, in the Run Properties window:

• Add Report (+): Select the Run Step and the Report Type, then review and edit the report options. If an option is not visible, you can add it through the MORE\_OPTIONS field. The default unique report name is based on the run name, the flow step, and the report command name.



Report Name:	impl_1_opt_report_clock_interaction_0	$\otimes$
<u>R</u> un Step:	Opt Design (opt_design)	~
Repor <u>t</u> Type:	Report Clock Interaction (report_clock_interaction)	~
Options		
delay_type		
significant_	digits	
MORE_OP	TIONS	

*Figure 136:* Adding a Report to a Run Report Strategy

- Delete Report (-): This button deletes the selected report from the Run Report Strategy. This operation cannot be undone.
- Edit Report (  $\checkmark$  ): Edit the report name, enable or disable the report, or edit the report options.

To Enable or Disable a report, select the report, right-click on it, and use the contextual pop-up menu.

After a Run has completed, you can add new reports for a particular step or enable a report that was previously disabled. In this situation, you must click on the play button to generate the report.

**IMPORTANT!** When generating a new report after the run has completed, Vivado opens the checkpoint of the corresponding flow step in the background in order to generate the report file. This operation blocks most Vivado IDE functions, including the Tcl Console, until the report has been successfully generated. Generating the report can take a few minutes to over an hour depending on your design size and the complexity of the report.

Any modification to a Report Strategy made for a specific run cannot be saved as a new report strategy. Instead, you must create new report strategies or modify any existing user-defined report strategies in the Project Settings window as explained in the next section.



# **Creating New Report Strategies**

New Report Strategies must be created in the Vivado IDE Project Settings window, under Tool Settings and the subsection Strategies. Similarly, any existing user-defined Report Strategy can only be permanently modified in the Project Settings window. The pre-defined Report Strategies and the default association of a Run Strategy with a Report Strategy cannot be modified.

Q <del>.</del>	Strategies > Report Strategies			
Project Settings	Choose a report strategy based on various options.			•
General				
Simulation	Flow: Vivado Implementation 2017 V	Name: UltraFast Design Me	thodology Reports	
Elaboration	T ALL D	Description: Generates reports a	ligned with UFDM	
Synthesis	<u>≍</u>   ≑   +   −   🖻	Reports		
Implementation	User Defined Strategies	-		
Bitstream	<ul> <li>Vivado Strategies</li> </ul>	<b>₹</b>   <b>\$</b>   <b>+</b>   <b>-</b>		
> IP	🍰 Vivado Implementation Default Reports	🗋 Report Timing Summa	ry (report_timing_summary)	^
Tool Settings	🍰 UltraFast Design Methodology Reports	<ul> <li>Place Design (place_design)</li> </ul>		
Project	擼 Performance Explore Reports	Report IO (report_io)		
IP Defaults	🏂 Timing Closure Reports	Report Utilization (repo	rt_utilization)	
Source File	🍰 No Reports	🗋 Report Incremental Re	use (report_incremental_reus	e)
Display		· · -	ry (report_timing_summary)	
WebTalk		<ul> <li>Post-Place Power Opt Design</li> </ul>	(post_place_power_opt_desi	ign)
Help			ry (report_timing_summary)	- 1
> Text Editor		✓ Post-Place Phys Opt Design ()		- 1
3rd Party Simulators			ry (report_timing_summary)	- 1
> Colors		Route Design (route_design)		- 1
Selection Rules		Report Clock Utilization		
Shortcuts		Report DRC (report_dr		
✓ Strategies		Report Power (report_p	ower)	~
Run Strategies				
Report Strategies		Options		
> Window Behavior		check_timing_verbose		^
		delay_type		
		setup		~

*Figure 137:* **Report Strategies Configuration in the Settings Window** 

To create a new Report Strategy:

- 1. Click on "+" in the Strategy Window and perform the following steps:
  - a. Specify the name of the strategy.
  - b. Select the target Flow, Synthesis or Implementation.
  - c. Provide a description (optional).
  - d. Click OK.



Or,

- 2. Select an existing strategy, click on the **copy** button, and edit the strategy name. Then:
  - a. Add a report using the "+" button.
- 3. Edit the report options by selecting the report and editing the options. If an option is not available, it can be added in the MORE\_OPTIONS field.
- 4. Remove a report using the "-" button.
- 5. After all the edits are complete, click **OK**.

Each flow category provides several pre-defined Report Strategies. See Table 13: Flows and Report Strategies.

# **Creating Design Related Reports**

This section discusses Creating Design Related Reports and includes:

- Report Utilization
- Report I/O
- Report Clock Utilization
- Report Control Sets
- Report DRC
- Report Route Status
- Report Noise
- Report Power
- Report RAM Utilization

# **Report Utilization**

The Report Utilization Report helps you analyze the utilization of the design with different resources, at the hierarchical, user-defined Pblocks, or SLR level. You can generate the Utilization Report during various steps in the flow with the <code>report\_utilization</code> Tcl command. (For details on Tcl command usage see the Vivado Design Suite Tcl Command Reference Guide (UG835).) The report details shown below are for UltraScale and UltraScale+ families. It includes the device used for the run and utilization for the following (additional items might appear in each category):

- Slice Logic
  - 。 LUT



- 。 MuxFx
- 。 Register
- 。 Slice
- 。 LUT as Memory
- 。 LUT Flip-Flop pairs
- 。 LUT as Logic
- Memory
  - 。 BlockRam
  - 。 FIFO
- DSPs
- I/O Resources
- Clocking Resources
- Specific Device Resources. Examples:
  - 。 STARTUPE2
  - 。 XADC
- Primitive type count sorted by usage
- Black Boxes
- Instantiated Netlists
- SLR Crossing Utilization

When run from the Tcl console, the report can include usage of a particular hierarchical cell when using the -cells option. When run from the Vivado IDE, this information appears in an interactive table.

The numbers may change at various points in the flow, when logic optimization commands change the netlist.

## Running Report Utilization

To generate the Utilization Report from the Vivado IDE, select **Reports**  $\rightarrow$  **Report Utilization**.





### Figure 138: Report Utilization Dialog Box

🝌 R	eport Utilizatio	n x
Report resource u	itilization.	4
Results <u>n</u> ame:		×
<ul> <li>Open in a new</li> <li>?</li> </ul>	w ta <u>b</u> OK	Cancel

### **Results Name Field**

Specify the name of the result window in the Results Name field at the top of the Report Clock Utilization dialog box.

Equivalent Tcl command:

report\_utilization -name utilization\_1


The following figure shows the detailed utilization report.

Figure 139: <b>Rep</b>	ort Utilization
------------------------	-----------------

	Name	^ 1	Slice LUTs (41000)	Slice Registers (82000)	F7 Muxes (20500)	F8 Muxes (10250)	Slice (10250 )	LUT as Logic (41000)	LUT as Memory (13400)	LUT Flip Flop Pairs (41000)	Block RAM Tile (135)	DSP s (24 0)	Bon (
<	🔰 top		18863	15635	884	174	6123	18854	9	7422	109	68	
	I cikgen (clock_gen	e	0	0	0	0	0	0	0	0	0	0	
>	🗷 cpuEngine (or 1200	D	5335	3773	336	10	1719	5335	0	1261	21	4	
>	🗹 fftEngine (fftTop)		1542	1487	0	0	754	1541	1	459	16	64	
>	🔳 mgtEngine (mgtTo	p)	371	642	0	0	209	371	0	204	0	0	
>	🗷 usbEngine0 (usbf_	t	5659	4642	258	74	1796	5655	4	2624	36	0	
>	🛃 usbEngine1 (usbf_	.t	5664	4642	258	74	1855	5660	4	2625	36	0	
>	🔳 wbArbEngine (wb_	c	317	430	32	16	192	317	0	80	0	0	

The utilization number or the utilization percentage can be toggled using the button in the report window.

### Figure 140: Report Utilization Percentage Toggling





### **Show Utilization for Specific Cells**

When selecting the -cells option, the generated report shows the utilization of the specified cells and their children.

-cells {cell\_name\_list}

Specific cells can be excluded from the targeted cell level:

```
-exclude_cells {cell_name_list}
```

### **Show Utilization for Specific Pblocks**

When selecting the following options, the utilization report reflects the specifics of the Pblocks such as nested child Pblocks and overlapping Pblocks. These command line options are only supported in the Tcl mode.

```
-pblocks {pblock_list}
-exclude_child_pblocks {child_pblock_list}
-exclude_non_assigned
```

In this mode, the text report shows two more tables related to the specified Pblocks (parent) and child Pblocks are also printed.

#### Figure 141: Report Summary with Pblocks

#### 1. Pblock Summary

+	Index	Parent	Child	EXCLUDE_PLACEMENT	CONTAIN_ROUTING	SLR(s) Covered
	1 2 3 4	pblock_cpuEngine pblock_fftEngine pblock_usbEngine1	pblock_usbEngine0	0 0 0 0	0 0 0	SLRO SLRO SLRO SLRO

2. Clock Region Statistics

X0Y0         18.19%           X0Y1         13.24%           X0Y2         11.02%           X0Y3         14.41%           X1Y0         14.21%           X1Y1         14.21%           X1Y2         6.66%           X1Y2         6.66%	CLOCKREGION	Pblock Sites in CR
XII3   8.05%	XOY1 XOY2 XOY3 X1Y0 X1Y1	13.24% 11.02% 14.41% 14.21% 14.21%

The pre-placement and post-placement utilization numbers can vary due to LUT combining and non-assigned cells that cannot be accounted for before placement.

When using Pblocks, the utilization tables include additional columns:

- Parent: Assigned to parent Pblocks only
- Child: Assigned to child Pblocks only




- Used: Total resources used in the area defined by the specified Pblocks
- Fixed: Total resources fixed by LOC constraints in the area defined by the specified Pblocks
- Non-Assigned: Total resources located in the area defined by the specified Pblocks and not assigned to the specified Pblocks and their child Pblocks
- Available: Total resources available in the area defined by the specified Pblocks
- Util%: Used / Available

### Figure 142: Table Header


The following example can help understand the report better. The following figure shows the example design hierarchy and the subsequent figure shows the Pblock rectangles and the resources inside each Pblock are also highlighted from post-route netlist.

#### Figure 143: Example Design Hierarchy









### Figure 144: Design Pblocks

In this example:

- The *pblock\_usbEngine1* Pblock does not have a child Pblock
- The pblock\_fftEngine Pblock has a child Pblock, pblock\_usbEngine0
- The pblock\_cpuEngine Pblock overlaps with the pblock\_fftEngine

To generate a report for the entire design, run <code>report\_utilization</code> without any option.

Site Type	Used	Fi×ed	Available	Uti1%
Slice LUTs	18863		41000	46.01
LUT as Logic	18854	i oj	41000	45.99
LUT as Memory	9	i oj	13400	0.07
LUT as Distributed RAM	0	j oj		i
LUT as Shift Register	9			i i
Slice Registers	15635	0	82000	19.07
Register as Flip Flop	15635	i 0 j	82000	19.07
Register as Latch	0	0	82000	0.00
F7 Mū×es	884	0	20500	4.31
F8 Muxes	174		10250	1.70

### Figure 145: Top-Level Utilization Report

To generate a report for the *pblock\_usbEngine1* Pblock, use the following command:

report\_utilization -pblocks pblock\_usbEngine1



Site Type	Parent	Child	Non-Assigned	Used	Fi×ed	Available   Util%
Slice LUTs	5664	0	49	5713	0 1	9600   59.51
LUT as Logic	5660	i o	49	5709	0	9600   59.47
LUT as Memory	4	I 0	0	4	0	4000   0.10
LUT as Distributed RAM	I 0	I 0	0	1 01	0	1
LUT as Shift Register	4	I 0	0	4	0	1
Slice Registers	4642	I 0	28	4670	0	19200   24.32
Register as Flip Flop	4642	1 0	28	4670	0	19200   24.32
Register as Latch	0	I 0	0	0	0	19200   0.00
F7 Muxes	258	I 0	0	258	0	4800   5.38
F8 Mu×es	74	1 0	i 0	74	0	2400   3.08

### Figure 146: Utilization Report for Pblock pblock\_usbEngine1

To generate a report for the *pblock\_fftEngine* Pblock, use the command below. In this case, the resource of the nested child Pblock, *pblock\_usbEngine0*, is counted into the total used resources.

*Note*: If the property EXCLUDE\_PLACEMENT is applied to the child Pblock, the child resources are isolated from the parent Pblock, both for Used and Available.

The overlapping Pblock *pblock\_cpuEngine* has partial cells being placed in the *pblock\_fftEngine* Pblock range and they are reported as Non-Assigned as external resources.

report\_utilization -pblocks pblock\_fftEngine

Site Type	Parent	Child	Non-Assigned	Used	Fi×ed	Available	Util%
Slice	754	1796	1512	3731	0	5600	66.63
SLICEL	513	1081	1055	2458	0	ĺ	i i
SLICEM	241	715	457	1273	0		i
LUT as Logic	1541	5655	4649	11822	0	22400	52.78
using 05 output only	12	11	0	1 0		ĺ	i i
using 06 output only	974	4651	3986	9588		ĺ	i i
using 05 and 06	555	993	663	2234			1
LUT as Memory	1	4	i 0	1 5	0	7200	0.07
LUT as Distributed RAM	1 0	I 0	0	I 0	0	1	1
LUT as Shift Register	1	4	0	5	0		1
using 05 output only	1	I 0	0	1		1	
using 06 output only	1 0	I 0	0	I 0		1	1
using 05 and 06	1 0	4	0	4			1
LVT Flip Flop Pairs	459	2624	954	4098	0	22400	18.29
fully used LUT-FF pairs	240	204	145	603		1	1
LUT-FF pairs with one unused LUT output	219	2182	713	3125		1	1
LUT-FF pairs with one unused Flip Flop	147	2315	772	3274		1	1
Unique Control Sets	i 39	202	118	354		i	i i

#### Figure 147: Parent Pblock with Nested and Overlapping Child Pblocks

To exclude some Pblocks or non-assigned resources, use the -exclude\_child\_pblocks or the exclude\_non\_assigned switch. The following example shows the Non-Assigned column removed from the report.

report\_utilization -pblocks [get\_pblocks pblock\_fftEngine] exclude\_non\_assigned



Site Type	Parent	Child	Used	Fixed	Available	Uti1%
Slice	+   754	1796	2395	0	5600	42.77
SLICEL	513	1081	1521	0		ĺ
SLICEM	241	715	874	0		l l
LVT as Logic	1541	5655	7184	0	22400	32.07
using 05 output only	12	11	11			I
using 06 output only	974	4651	5613			
using 05 and 06	555	993	1560			
LUT as Memory	1	4	5	0	7200	0.07
LUT as Distributed RAM	0	0	0	0		
LUT as Shift Register	1	4	5	0		
using 05 output only	1	0	1			
using 06 output only	0	0	0			
using 05 and 06	0	4	4			
LUT Flip Flop Pairs	459	2624	3088	0	22400	13.79
fully used LVT-FF pairs	240	204	444			
LUT-FF pairs with one unused LUT output	219	2182	2403			
LUT-FF pairs with one unused Flip Flop	147	2315	2465			
Unique Control Sets	39	202	239			

### Figure 148: Utilization Report Excluding the Non-Assigned Resources

The following table describes the content of the report for various scenarios.

### Table 14: Table Report with Pblock Assignments

Case	Title	Description	Report
1	Report on the entire device (ROOT Pblock): report_utilization	EXCLUDE_PLACEMENT has no effect on the utilization report.	Util%: Used / Available
2	Report on the Parent Pblock: report_utilization -pblocks <parentpblockname></parentpblockname>	Child Pblock is nested within Parent Pblock. No EXCLUDE_PLACEMENT property is specified for Child Pblock.	Non-Assigned: Total cells placed within the Parent Pblock bounds but not assigned to the Parent or Child Pblocks
			Fixed: Total cells fixed within the Parent Pblock bounds
			Used: Parent + Child + Non- Assigned cells placed within the Parent Pblock bounds
			Available: Total of physical resources within the Parent Pblock bounds
			Util%: Used / Available
		Child Pblock is nested within the Parent Pblock. EXCLUDE_PLACEMENT property is specified for the Child Pblock. Reported area corresponds to Parent	Non-Assigned: Total cells placed within reported area, not assigned to Parent and Child Pblocks.
		Pblock ranges minus Child Pblock ranges.	Fixed: Total cells fixed within reported area
			Used: Parent Pblock cells excluding the Child Pblock cells
			Available: Total of physical resources within reported area
			Util%: Used / Available
3	Report on both Parent and Child Pblocks:	Specifying a Child Pblock is redundant if EXCLUDE_PLACEMENT is not set on it.	Same as the first case in Show Utilization for Specific Pblocks .
	<pre>report_utilization -pblocks {<parentpblockname> <childpblockname>}</childpblockname></parentpblockname></pre>	If the Child Pblock has EXCLUDE_PLACEMENT set on it, the report is equivalent to the union of both Parent and Child Pblocks.	



#### Table 14: Table Report with Pblock Assignments (cont'd)

0	Case	Title	Description	Report
	4	Report on overlapping Pblocks	Similar to the default Pblock report except the Available becomes the union of the reported Pblocks. The EXCLUDE_PLACEMENT property is ignored.	Available: Union of the Pblocks physical resources Util%: Used / Available

### Show SLR Utilization

When selecting the -slr option, the generated report shows the SLR related utilization. Starting with Vivado<sup>®</sup> Design Suite 2018.3, the SLR utilization tables have been enhanced in the GUI and text report, which includes the following 4 different tables:

- SLR Connectivity
- SLR Connectivity Matrix
- SLR CLB Logic and Dedicated Block Utilization
- SLR IO Utilization

These tables are also shown by default when running <code>report\_utilization</code>. The SLR connectivity table shows the LAGUNA registers utilized for both TX and RX directions on each SLR side.

Connectivity ^	<sup>1</sup> Used	Fixed	Available
✓ SLR1 <-> SLR0	229		23040
✓ SLR0 -> SLR1	0		
Using Both TX_REG and RX_REG	0	0	
Using RX_REG only	0	0	
Using TX_REG only	0	0	
✓ SLR1 -> SLR0	229		
Using Both TX_REG and RX_REG	0	0	
Using RX_REG only	0	0	
Using TX_REG only	0	0	
SLR2 <-> SLR1	311		23040
✓ SLR1 -> SLR2	0		
Using Both TX_REG and RX_REG	0	0	
Using RX_REG only	0	0	
Using TX_REG only	0	0	
SLR2 -> SLR1	311		
Using Both TX_REG and RX_REG	0	0	
Using RX_REG only	0	0	
Using TX_REG only	0	0	

### Figure 149: SLR Connectivity Report in GUI

The total utilized LAGUNA registers are also reported in the ADVANCED table for both directions.



### Figure 150: LAGUNA Register Report in GUI

Hierarchy Summary > CLB Logic > CLB Logic Distribution > BLOCKRAM > ARITHMETIC > 1/0 > CLOCK ~ ADVANCED GTYE4 CHANNEL (80%) ✓ LAGUNA Registers (2%) as TX\_REG as RX\_REG GTYE4\_COMMON (80%) CONFIGURATION Primitives

The SLR CLB Logic and Dedicated Block Utilization table shows the resource utilization for each SLR.

Site Type	$^{1}$	SLR0	SLR1	SLR2
✓ Block RAM Tile		0	0	197
RAMB18		0	0	10
RAMB36/FIFO		0	0	192
CARRY8		0	2	1004
✓ CLB		0	0	0
CLBL		3	43	11750
CLBM		3	0	1019
CLB LUTs		43	344	102149
LUT as Logic		19	344	93998
✓ LUT as Memory		24	0	8151
LUT as Distributed R	AM	0	0	5275
LUT as Shift Register		24	0	2876
CLB Registers		89	609	104659
DSPs		0	0	0
F7 Muxes		0	0	1302
F8 Muxes		0	0	242
F9 Muxes		0	0	0
MMCM		0	0	0
PLL		0	0	0
Unique Control Sets		7	51	4514
URAM		0	0	0

### Figure 151: Utilization in Each SLR

### Show Hierarchical Information with Customized Options

When selecting the following options, the report can be limited to certain levels of hierarchy. Specifies the depth of the hierarchy to report when reporting utilization according to the hierarchy. The default depth is 0, which means that by default, -hierarchical only reports the top-level.

```
-hierarchical_depth <args>
-hierarchical_percentage
```





### **Show Customized Table Report**

When selecting the following options, the report can be customized to only address certain types of resources along with the hierarchical depth.

```
-spreadsheet_table <args>
-spreadsheet_depth
```

# Report I/O

The I/O Report replaces Xilinx<sup>®</sup> ISE<sup>®</sup> Design Suite PAD file. The I/O Report lists:

- Pin Number: All the pins in the device
- Signal Name: The name of the user I/O assigned to the pin
- Bank Type: The bank type where the I/O is located (High Range, High Performance, Dedicated, etc.)
- Pin Name: Name of the pin
- Use: The I/O usage type (Input, Output, Power/Ground, Unconnected, etc.)
- I/O Standard: The I/O standard for the User I/O

An asterisk (\*) indicates that it is the default. This differs from the I/O Ports window of the Vivado IDE.

- I/O Bank Number: The I/O Bank where the pin is located
- Drive (mA): The drive strength in milliamps
- Slew Rate: The Slew Rate configuration of the buffer: Fast or Slow
- Termination: The on/off chip termination settings
- Voltage: The values for various pins, including VCCO, VCCAUX, and related pins
- Constraint: Displays Fixed if the pin has been constrained by the user
- Signal Integrity: The Signal Integrity of the pin

# **Report Clock Utilization**

The Clock Utilization Report helps you analyze the utilization of clocking primitives and routing resources inside the device at the clock region level or at the clock net level. It can be useful for debugging clock placement issues and identify placement constraints to maximize the resource utilization. The Clock Utilization Report provides information on:

- The number of clocking primitives available and utilized, and their physical constraints
- The timing clock name and period associated with each clock net
- Each clock region clocking and fabric loads utilization



• Each clock net loads in each clock region

In addition, the Clock Utilization Report in the Vivado IDE supports netlist and device objects selection for highlighting placement information and creating schematics.

# **Report Clock Utilization Tables**

The report presents the clocking topology and placement information organized by categories:

- Clock Primitive Utilization
- Global Clock Resources
- Global Clock Source Details
- Local Clock Resources
- Clock Regions utilization details
- Global Clocks placement details

Due to long netlist object names and to the large number of clock nets and clock primitives in typical designs, a short ID is given to specific clock resources:

- A unique Global Id "g<n>" for each net driven by a clock buffer
- A unique Source Id "src<n>" for clock generator, such as an MMCM or an input buffer.
- A unique Local Id "<n>" for clock nets not routed with global clock resources.

The Global Source and Local IDs simplify searching specific clock nets throughout the report. The original netlist object names are available in the last two columns of each table when applicable.

## **Clock Primitive Utilization Table**

The Clock Primitive Utilization table shows the utilization summary for each clock primitive type and their physical constraints.

Q 🗞 Clock	Primitiv	e Utilization			
Туре	Used	Available	LOC	Clock Region	Pblock
ЛЛ BUFGCE	11	240	0	0	0
M BUFGCE_DIV	2	40	0	0	0
<b>肌 BUFGCTRL</b>	1	80	0	1	0
肌 BUFG_GT	2	120	0	0	0
ЛЛ ММСМ	2	10	1	0	0
M PLL	3	20	0	0	0

### Figure 152: Report Clock Utilization – Clock Primitive Utilization Table

Note: The Clock Region constraints do not apply to 7 series devices.



## Global Clock Resources Table

The Global Clock Resources table shows a summary for each clock net with important constraints and placement information, as shown in the following figure.

<b>Q</b>   🗞		Global Clock Resou	irces									
Global Id	Source Id	Driver Type/Pin	Constraint	Site	Clock Region	Root	Clock Delay Group	Load Clock Region	Clock Loads	Non-Clock Loads	Clock Period	Clock
ЛЛ <b>g6</b>	src3	BUFGCE/O	None	BUFGCE_X1Y25	X2Y1	X1Y0		2	234	0	33.333	config_mb_i/mdm_1/U0/Use
ЛЛ g7	src1	BUFGCE_DIV/O	None	BUFGCE_DIV_X1Y4	X2Y1	X2Y0	cdg0	2	167	0	3.200	clk312_out
ЛЛ <b>g8</b>	src1	BUFGCE/O	None	BUFGCE_X1Y36	X2Y1	X2Y0	cdg0	1	5	1	1.600	clk625_i
ЛЛ <b>д9</b>	src4	BUFGCE/O	None	BUFGCE_X0Y25	X0Y1	X0Y1		1	17	0	3.332	default_sysclk_300_clk_p
ጤ g10	src5	BUFGCE_DIV/O	None	BUFGCE_DIV_X1Y0	X2Y0	X2Y0	cdg1	1	1	0	16.276	div_clk_buf
∭ g11	src6	BUFG_GT/O	None	BUFG_GT_X0Y76	X3Y3	X2Y0		1	1	0	16.276	sys_clk_122
∭ g12	src7	BUFG_GT/O	None	BUFG_GT_X0Y102	X3Y4	X2Y0		1	1	0	32.552	sys_clk_30_72
加 g13	src8	BUFGCE/O	None	BUFGCE_X1Y27	X2Y1	X2Y0	cdg1	1	1	0	2.043	sys_clk_491

### *Figure 153:* **Report Clock Utilization – Global Clock Resources Table**

The columns in the Global Clock Resources table are listed in the following table.

### Table 15: Global Clock Resources Table Details

Column	Description
Global Id	Unique global clock net ID
Source Id	ID of the clock generating primitive connected to the clock buffer
Driver Type/Pin	Primitive pin connected to the clock net
Constraint	User physical constraint with highest precedence applied to the clock buffer. Priority rule is as follows:
	<ul> <li>2. CLOCK_REGION*</li> <li>3. PBLOCK</li> <li>* Does not apply to 7 series.</li> </ul>
Site	Clock buffer location set by the user or by the Vivado implementation tools.
Clock Region	Device clock region where the buffer is located. Does not apply to 7 series.
Root	Clock region where the clock net CLOCK_ROOT is located. Does not apply to 7 series.
Clock Delay Group	Name of the group of clock nets specified by the user to force routing matching by the Vivado® implementation tools. Does not apply to 7 series.
Load Clock Region	Number of clock regions where clock net loads are located.
Clock Loads	Number of clock pin loads.
Non-Clock Loads	Number of non-clock pin loads, such as FDCE/CE pins for example.
Clock Period	Period in ns of the timing clock which propagates on the clock net. If several clocks propagate on the same clock net, the smallest clock period is reported.



Column	Description
Clock	Name of the timing clock which propagates on the clock net. If several clocks propagate on the same clock net, "Multiple" is reported.
Driver Pin	Logical name of the clock net driver pin.
Net	Logical name of the clock net segment connected to the clock driver pin.

### Table 15: Global Clock Resources Table Details (cont'd)

## Global Clock Source Details Table

The Global Clock Source Details table shows the global clock connectivity and timing clock information for each clock generator output. The following figure shows the connectivity of each output of an MMCM (src0/src1) to clock buffers. The output CLKOUTO of src1 drives two global clocks g7 and g8.

### Figure 154: Report Clock Utilization – Global Clock Source Details Table

<b>Q</b>   🗞	0	Global Clock Source Details							
Source Id	Global Id	Driver Type/Pin	Constraint	Site	Clock Region	Clock Loads	Non-Clock Loads	Source Clock Period	Source Clock
ЛЛ src0	g0	MMCME3_ADV/CLKOUT0	MMCME3_ADV_X0Y1	MMCME3_ADV_X0Y1	X0Y1	1	0	3.332	mmcm_clkout0
በበ src0	g1	MMCME3_ADV/CLKOUT1	MMCME3_ADV_X0Y1	MMCME3_ADV_X0Y1	X0Y1	1	0	9.996	mmcm_clkout1
ЛЛ src0	<b>g</b> 5	MMCME3_ADV/CLKOUT5	MMCME3_ADV_X0Y1	MMCME3_ADV_X0Y1	X0Y1	1	0	13.328	mmcm_clkout5
AA src0	<b>g</b> 3	MMCME3_ADV/CLKOUT6	MMCME3_ADV_X0Y1	MMCME3_ADV_X0Y1	X0Y1	1	0	6.664	mmcm_clkout6
//∏ src1	g2	MMCME3_ADV/CLKOUT0	None	MMCME3_ADV_X1Y1	X2Y1	1	0	8.000	clk125_i
//∏ src1	g7, g8	MMCME3_ADV/CLKOUT2	None	MMCME3_ADV_X1Y1	X2Y1	2	0	1.600	clk625_i

The columns in the Global Clock Source Details table are listed in the following table.

Column	Description
Source Id	ID of the clock generating primitive.
Global Id	Global clock ID(s) driven by the Global Clock source pin.
Driver Type/Pin	Output primitive pin which generates the clock.
Constraint	<ul> <li>User physical constraint with highest precedence applied to the clock buffer. Priority rule is as follows:</li> <li>1. LOC</li> <li>2. PBLOCK</li> </ul>
Site	Global clock source location set by the user or by the Vivado implementation tools.
Clock Region	Device clock region where the clock source is located.
Clock Loads	Number of clock pin loads connected to Global Clock source pin.
Non-Clock Loads	Number of non-clock pin loads, such as FDCE/CE pins for example.

### Table 16: Global Clock Source Details Columns



Column	Description
Source Clock Period	Period in ns of the timing clock generated by the Global Clock Source pin. If several clocks propagate on the same clock net, the smallest clock period is reported.
Clock	Name of the timing clock generated by the Global Clock Source pin. If several clocks propagate on the same clock net, "Multiple" is reported.
Driver Pin	Logical name of the Global Clock Source pin.
Net	Logical name of the clock net segment connected to the Global Clock Source pin.

### Table 16: Global Clock Source Details Columns (cont'd)

## Local Clock Details Table

The Local Clock Details table is only reported when local clocks are found in the design. A local clock is a clock net routed with regular fabric routing resources instead of global clocking resources. This situation usually occurs when a clock net is not driven by a clock buffer. The information provided by the table is similar to the one found in the Global Clock Resources table.

The following figure shows a local clock net driven by a 7 series MMCM output which directly drives a register clock pin (FDRE/C).




Figure 155: Report Clock Utilization – Local Clock Example




## **Clock Regions Tables**

The Clock Regions section is only available for the UltraScale device families and includes several tables to cover primitive and routing resource utilization per clock region. In the Clock Utilization

window, the Show Metrics In Device Window button in the used to select the resource types to be displayed over each clock region in the Device window, as shown in the following figure.

### *Figure 156:* **Report Clock Utilization - Clock Region Resource Utilization Metrics in the Device Window**



The Clock Regions tables are:


- Clock Primitives: Utilization of each clock primitive type in each clock region.
- Load Primitives: Utilization of non-clock sequential primitives in each clock region.



For both Clock Primitives and Load Primitives table, the Global Clock column shows the number of global clock nets routed on the horizontal distribution layer with or without loads in the reported clock region. Clock nets routed on the vertical distribution layer with no branching to the horizontal layer in the reported clock region are not counted. Clock nets routed on the routing layer are not counted.

• Global Clock Summary: Shows the utilization of Global Clocks per clock region in a table which corresponds to the device clock region floorplan, as shown in the following figure. This table is only available in the text report.

### Figure 157: Report Clock Utilization – Global Clock Summary Example



• Routing Resource Utilization: Shows the global clock routing resource utilization per type and per clock region.

## Key Resource Utilization Table

The Key Resource Utilization table is only available for 7 series devices and is equivalent to the combination of all Clock Regions tables for UltraScale devices. The Global Clock Summary table is also available in the text report only.

## **Global Clocks Tables**

The Global Clocks tables report the type of loads in each clock region for each global clock net, as well as timing clock information and the clock track ID used to route the clock net. When sorting the table by Global ID in the Vivado IDE, the clock regions where each global clock net is routed can easily be identified and highlighted in the device by simply selecting the corresponding table rows.

The column description is the same as in the Clock Primitive Utilization, Global Clock Resources, and Global Clock Source Details tables.

For UltraScale devices, the Global ID of clock nets routed over a clock region without driving any loads are tagged with a "+" character, as shown in the following figure.



Q   🗞	Clock	Region	Cell Placement												
Global Id	Clock Region v1	Track	Driver Type/Pin	Constraint	Clock Loads	Non-Clock Loads	FF	LUTRAM	RAMB	URAM	DSP	GT	MMCM	PLL	Hard IP
/ቢ <mark>g11+</mark>	X2Y1	4	BUFG_GT/O	None	0	0	0	0	0	n/a	0	0	0	0	0
/// g12+	X2Y1	6	BUFG_GT/O	None	0	0	0	0	0	n/a	0	0	0	0	0
/// g13+	X2Y1	3	BUFGCE/O	None	0	0	0	0	0	n/a	0	0	0	0	0
/ቢ g14+	X2Y1	0	BUFGCTRL/O	X2Y4	0	0	0	0	0	n/a	0	0	0	0	0
/ቢ g15	X2Y1	20	BUFGCE/0	None	0	1	0	0	0	n/a	0	0	1	0	0
/ቢ g1	X2Y0	2	BUFGCE/0	None	2433	0	2425	0	8	n/a	0	0	0	0	0
ЛЛ <mark>g2</mark>	X2Y0	14	BUFGCE/O	None	3669	0	3627	40	2	n/a	0	0	0	0	0

### Figure 158: Report Clock Utilization – Clock Region Cell Placement Example

# **Report DRC**

The DRC Report is generated by the router. Before the router runs, the tool checks for a common set of design issues. The report lists the checks used in the run.

**IMPORTANT!** Review the Critical Warnings. The severity of a particular check may be increased later in the flow.

Report DRC runs common Design Rule checks to look for common design issues and errors.

## Elaborated Design

The tool checks for DRCs related to I/O, Clock Placement, potential coding issues with your HDL, and XDC constraints. The RTL netlist typically does not have all the I/O Buffers, Clock Buffers, and other primitives the post synthesis designs have. Elaborated Design DRCs do not check for as many errors as later DRCs.

## Synthesized Design and Implemented Design

- Checks for DRCs related to the post synthesis netlist.
- Checks for I/O, BUFG, and other placement.
- Basic checks on the attributes wiring on MGTs, IODELAYs, and other primitives.
- The same DRCs run taking into account any available placement and routing.
- DRCs have four severities: Info, Warning, Critical Warning, and Error. Critical Warnings and Errors do not block the design flow at this point.

Steps of the implementation flow also run the DRCs, which can stop the flow at critical points. The placer and router check for issues that block placement. Certain messages have a lower severity depending on the stage. These are DRCs flagging conditions that do not stop <code>opt\_design, place\_design, or route\_design from completing, but which can lead to issues on the board.</code>



For example, some DRCs check that the user has manually constrained the package pin location and the I/O standard for all design ports. If some of these constraints are missing, place\_design and route\_design issue critical warnings. However, these DRCs appear as an ERROR in write\_bitstream. The tools will not program a part without these constraints.

The decreased severity earlier in the flow allows you to run the design through implementation iterations before the final pinout has been determined. You must run bitstream generation for a comprehensive DRC signoff.

The following figure shows the Vivado IDE graphical user interface form of Report DRC.

DRC - drc_1 (163 violations) (6)		
DRC × Design Runs Messa	iges Reports Log Package Pins	2 - 0 2
Q ≍ ≑ € ≝ ☑	159 Warnings 🗹 🚯 4 Advisories 🛛 Hide All	
Name	Details	
<ul> <li>All Violations (163)</li> </ul>		î
> 🔞 Pin Planning (1)		
>      ORC System (2)		
✓ ➡ Netlist (160)		
<ul> <li>Instance (160)</li> </ul>		
> 🔞 Pipeline (78)		
> 🔞 Synchronous control	s (38)	
Required Pin (44)		
> 0 RAMB36E1 (20)		
<ul> <li>RAMB18E1 (24)</li> </ul>		
> 9 REQP-1840 (2	0)	
REQP-165 (4)		
REQP #1	Synchronous clocking is detected for BRAM (ramb16 s36 s36) in SDP mode with WRITE_FIRST write-mode. This is the	preferred mode
REQP #2	Synchronous clocking is detected for BRAM (ramb16 s36 s36) in SDP mode with WRITE_FIRST write-mode. This is the	preferred mode
REQP #3	Synchronous clocking is detected for BRAM (ramb16 s36 s36) in SDP mode with WRITE_FIRST write-mode. This is the	preferred mode ~
drc_1 (163 violations)		·····

Figure 159: DRC Report

Click a DRC to open the properties for a detailed version of the message. Look in the Properties window to view the details. Most messages have a hyperlink for nets, cells, and ports referenced in the DRC.





#### - • × Violation Properties (3) Violation Properties × DRC Clock Regions ? \_ D 2 REOP #1 -Ô Synchronous clocking is detected for BRAM (ramb16 s36 s36) in SDP mode with WRITE\_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ\_FIRST which guarantees that the read data is the prior General Details

Figure 160: Violation Properties Dialog Box

The DRC report is static. You must rerun Report DRC for the report to reflect design changes. The tool determines that the links are stale after certain design operations (such as deleting objects and moving objects), and invalidates the links.

Selecting an object from the hyperlink selects the object, but does not refresh the Properties window. To display the properties for the object, deselect and reselect it.

To create a DRC report in Tcl, run the command report\_drc.

To write the results to a file, run the command report\_drc -file myDRCs.txt.

**TIP:** For more information on *report\_drc*, run *report\_drc -help*.

## **Report Route Status**

The Route Status Report is generated during the implementation flow and is available by using the report\_route\_status Tcl command.

The Route Status Report displays a breakdown of the nets in the design as follows:

- The total number of logical nets in the design
  - The number of nets that do not need routing resources
  - The number of nets that do not use routing resources outside of a tile. Examples include nets inside of a CLB, BlockRam, or I/O Pad.
  - The number of Nets without loads, if any exist
  - The number of routable nets that require routing resources
  - The number of unrouted nets, if any exist
  - The number of fully routed nets
  - The number of nets with routing errors



- The number of nets with some unrouted pins, if any exist
- The number of nets with antennas/islands, if any exist
- The number of nets with resource conflicts, if any exist

The following is an example of the Report Route Status for a fully routed design:

Design Route Status			
	: # n		
	:		• :
<pre># of logical nets</pre>	: 6	137	:
<pre># of nets not needing routing</pre>	:	993	:
<pre># of internally routed nets</pre>	:	993	:
# of routable nets	: 5	144	:
<pre># of fully routed nets</pre>	: 5	144	:
<pre># of nets with routing errors</pre>	:	0	:
	:		:

# **Report Noise**

The Report Noise command performs the Simultaneous Switching Noise (SSN) calculation for Xilinx 7 series FPGA devices. By default, the Noise report opens in a new tab in the Noise window area of the Vivado IDE. You can export the results to a CSV or HTML file.

5		
🔥 Report Noise		83
Generate an analysis for the current packag	of simultaneous switching noise (SSN) e and pinout.	4
Results <u>n</u> ame:	ssn_1	8
Export to file:		
	Output file format: <ul> <li><u>CSV</u></li> <li><u>H</u>TML</li> </ul>	) <u>t</u> xt
Phase (optional)		

Open in a new tab

(?)

Figure 161: Report Noise Dialog Box

The Noise Report has four sections:

- Noise Report Summary Section
- Noise Report Messages Section
- Noise Report I/O Bank Details Section
- Noise Report Links Section

Cancel



## Noise Report Summary Section

The Summary section of the Noise Report includes:

- When the report ran
- Number and percentage of applicable ports analyzed
- Status, including whether it passed
- Number of Critical Warnings, Warnings, and Info messages

## Noise Report Messages Section

The Messages section of the Noise Report includes a detailed list of the messages generated during the report.

## Noise Report I/O Bank Details Section

The I/O Bank Details section of the Noise Report includes a list of Pins, Standards, and Remaining Margin.

## Noise Report Links Section

The Links section of the Noise Report contains links to documentation located online at www.xilinx.com/support.

loise		? _ 🗆 2	
Summary Messages (2)	Summary		
I/O Bank Details Links	Settings Created on: Mon Mar 20 14:41:45 2017 Results Name: ssn_1 Project Name: project_1 Project Part: xc7k70fbg676 Temperature Grade: commercial SSN Data Version: Production Package Version: Production Package Version: Production Package Version: VERS. 2.0 2012-06-26 Possible SSN Ports: 44 port(s) Analyzed Ports: 44/44 port(s) (100.0%) Ports within SNN Margin: 0/44 port(s) (100 Ports Exceeding SNN Ports (100 Ports (100 Ports Ports (100 Por	-	

### *Figure 162:* **Noise Report**

To create an HTML version of the report, select the option or run the following Tcl command:

report\_ssn -format html -file myImplementedDesignSSN.html



# **Report Power**

The Power Report is generated after routing to report details of power consumption based on the current operating conditions of the device and the switching rates of the design. Power analysis requires a synthesized netlist or a placed and routed design.

- Use the set\_operating\_conditions command to set operating conditions.
- Use the set\_switching\_activity command to define switching activity.

The Report Power command is available when a Synthesized Design or an Implemented Design is open.

The Power Report estimates power consumption based on design inputs, including:

• Thermal statistics, such as junction and ambient temperature values.

**Note:** You can set the junction temperature using the <code>-junction\_temp</code> option of the <code>set\_operating\_condition</code> command. If you do not specify the temperature, the software computes it for you based on your design inputs.

- Data on board selection, including number of board layers and board temperature.
- Data on the selection of airflow and the head sink profile used by the design.
- Reporting the FPGA current requirements from the different power supply sources.
- Allowing detailed power distribution analysis to guide power saving strategies and to reduce dynamic, thermal or off-chip power.
- Simulation activity files can be used to make power estimation more accurate.



Power Supply     Switching     Output       Device Settings	
Image:	
Progess:         typical           invironment Settings           Output Load:         0 \$ pF [0 - 10000]           Junction temperature:         25.15 °C	
Invironment Settings           Output Load:         0 + pF [0 - 10000]           Junction temperature:         25.15 *C	
Output Load:         0 ÷         pF         [0 - 10000]           Junction temperature:         25.15 °C         *C	
Junction temperature: 25.15 *C	
Ambient temperature: 25 🌲 °C	
Effective \$JA: 1.883 *C/W [0 - 100]	
Airflow: 250 🗸 LFM	
Heat sink: medium (Medium Profil 🛩	
<b>3</b> SA: 3.4 ‡ ℃/W [0 - 100]	
Board selection: wedium (10"x10")	
Number of board layers: 12to15 (12 to 15 Layers)	
€JB: 6.7 🖕 ℃/W [0 - 100]	

Figure 163: Report Power Dialog Box

## Analyzing the Power Report

Use the Report Power dialog box (see the following figure) to analyze power based on:

- Settings
- Power total
- Hierarchy
- Voltage rail
- Block type





Q <u>∓</u> ≑ C 📕	Summary				
Settings Summary (1.992 W) Power Supply	Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.		On-Chip Power		
<ul> <li>✓ Utilization Details         <ul> <li>Hierarchical (1.889 W)</li> <li>Clocks (0.062 W)</li> <li>✓ Signals (0.072 W)</li> <li>Data (0.07 W)</li> <li>Clock Enable (0.002 W)</li> <li>Set/Reset (&lt;0.001 W)</li> <li>Logic (0.043 W)</li> <li>BRAM (0.181 W)</li> </ul> </li> </ul>	Total On-Chip Power: Junction Temperature: Thermal Margin: Effective &JA: Power supplied to off-chip dev Confidence level: Launch Power Constraint Advi invalid switching activity	Low	71%	15% S 9% L 38% B D	MCM: 0.107 W (22%)
DSP (0.001 W) Clock Manager (0.107 W) I/O (0.013 W) GTX (1.41 W)			5%	Device Static:	0.103 W (5%)

### Figure 164: Power Report

For more information on the power report and analyzing the results, see the Vivado Design Suite User Guide: Power Analysis and Optimization (UG907).

A text version of the power report is generated by default after route during the implementation process.

## Reporting Power in a Non-Project Flow

In the non-project flow, report\_power is available after link\_design or synth\_design. The report generated uses the available placement and routing to give more accurate power numbers. To generate this report from the Tcl Console or a script, run report\_power.

# **Report Control Sets**

A control set is the unique combination of a clock signal, a clock enable signal, and a set/reset signal. Each slice supports a limited number of control sets in which a combination of flip flops located in it can use. Some control set sharing is permissible within a slice depending on the architecture being used. A user should be familiar with the Configurable Logic Block architecture for the targeted family to understand what are the compatibility rules.

There are two key areas reported:

1. The absolute number of control sets. There is a finite number of control sets in any given part. Exceeding the recommended number of control sets can have a negative impact on QoR.



2. The load profile of control sets. When control set reduction is required, reducing control sets with a low number of loads is most effective as it adds the least amount of logic to the design.

The following is an example of the Control Sets Report Summary. You should follow recommendations in *UltraFast Design Methodology Guide for Xilinx FPGAs and SoCs* (UG949) regarding recommended control set count.

Figure 165: Control Set Summary Table

1. Summary	
+	+
Status	Count
Total control sets   Minimum number of control sets   Addition due to synthesis replication   Addition due to physical synthesis ⊾eplication   Unused register locations in slices containing registe	7520     5744     9     1767   ars   11175
+ * Control sets can be merged at opt_design using control ** Run report_qor_suggestions for automated merging and	

Typically nets replicated at synthesis are more likely to overlap and place a higher burden on routing resources. Typically nets replicated by physical synthesis overlap less and can be ignored when calculating maximum number of control sets.

When control set counts are above the recommended level, users should reduce the count by optimizing control sets with the lowest BEL count loads. A histogram summary is reported to give an overview:

#### Figure 166: Control Set Histogram Table

2. Histogram		
+ <u>∏</u> -   Fanout +	Count	
Total control sets   >= 0 to < 4   >= 4 to < 6	7520   2016   1720	
>= 6 to < 8   >= 8 to < 10   >= 10 to < 12	663   849   279	
<pre>&gt;= 12 to &lt; 14 &gt;= 14 to &lt; 16 &gt;= 16</pre>	168   218   1607	
+	remapped at either synth_design or opt_desi	ign

Where more targeted information is required, the switches -hierarchical and hierarchical\_depth will help highlight specific hierarchies to target. Synthesis BLOCK\_SYNTH.CONTROL\_SET\_THRESHOLD properties can be used to re-target control sets at a particular level of hierarchy.

The control set report also details the Flip Flop Distribution types that are used in the design. Asynchronous resets can not have their reset control re-targeted by Vivado.



#### Figure 167: Control Set Flip Flop Distribution

4. Flip-Flop Dis	stribution 			
Clock Enable	Synchronous Set/Reset	Asynchronous Set/Reset	Total Registers	Total Slices
No ]   No   No   Yes   Yes   Yes	No   No   Yes   No   No   Yes	No   Yes   No   No   Yes   No	352377 43736 15857 235485 72497 29089	69230   11204   6332   49465   16790   12761

For a comprehensive list of all control sets in the design, use the -verbose switch. This lists the following information for each control set:

- Clock Signal: The logical clock signal name
- Enable Signal: The logical clock enable signal name
- Set/Reset Signal: The logical set/reset signal name
- Slice Load Count: The number of unique slices that contain cells connected to the control set
- BEL Load Count: The number of cells connected to the control set

## **Report Clock Utilization**

To generate the Clock Utilization Report in the Vivado IDE, select **Reports**  $\rightarrow$  **Report Clock Utilization**.

(
A Report Clock Utilization
Report information about clock nets in design
Results name: clock_utilization_1
<u>W</u> rite clock constraints to file:
Export to file:
Command: report_clock_utilization -name clock_utilization_1
✓ Open in a new tab
OK Cancel

Figure 168: Report Clock Utilization Dialog Box

Equivalent Tcl command:

report\_clock\_utilization -name clock\_utilization\_1



#### Results Name Field

In the Results Name field at the top of the Report Clock Utilization dialog box, specify the name of the graphical window for the report.

Equivalent Tcl option:

-name <windowName>

### Show Clock Roots Only

When selecting this option, the Global Clock Resources table only shows the clock root location for each clock net instead of the complete source, load, and timing clock details.

Equivalent Tcl option:

-clock\_roots\_only

#### Write Clock Constraints to File

Select this option and specify the name of a new constraints file to export the clock source and load physical constraints that correspond to the placement information of the design in memory.

Equivalent Tcl option:

-write\_xdc <filename>

#### Export to File

You can write the results to a file in addition to generating a GUI report by selecting **Export to file** and specifying a file name in the field on the right. Click the **Browse** button to select a different directory.

Equivalent Tcl option:

-file <arg>

Select the **Overwrite** option to overwrite an existing file with the new analysis results. Select **Append** to append the new results.

Equivalent Tcl option:

-append





## **Report RAM Utilization**

The Ram Utilization Report helps you analyze the utilization of dedicated RAM blocks such as URAM and block RAM as well as Distributed RAM primitives. By default, the report considers the entire design but it can be limited to specific hierarchies using the -cell switch. The report can be generated after synthesis and any implementation step but is only available from the Tcl command line.

The RAM Utilization Report is most effective on memories inferred by Vivado synthesis because you can compare the RTL Memory Array with the actual physical implementation in the FPGA.

The report shows:

- The utilization of each memory primitive
- The size of the array and the dimensions (inference only)
- The type of memory
- The utilization of the memory primitives
- The required performance of the memory
- Optional pipeline usage of the memory (where applicable)
- Worst case logical paths that start and end at the memory
- Power efficiency items such as cascading and enable rate

The report can also be generated in CSV format. This is the preferred method when you need to manage and sort a large amount of data.

#### How to Run the Report

The following syntax will run the report in its default mode and send the contents to a file ram\_util.rpt.

report\_ram\_utilization -file ram\_util.rpt

The following syntax will generate the report and a CSV file ram\_util.csv.

report\_ram\_utilization -csv ram\_util.csv -file ram\_util.rpt

In order to report on all memories, including LUTRAM based memories, the <code>-include\_lutram</code> switch must be used:

report\_ram\_utilization -include\_lutram





As path information can be run time intensive, you can optionally add this to the report using the -include\_path\_info switch:

report\_ram\_utilization -include\_path\_info

### Report Layout

#### Summary

The summary (shown in the following figure) provides an overview of the RAM primitives used in the design and how many of them are inferred (or instantiated using XPMs).

+	+	+	++	·+
Memory Type	Total Used	Available	Util %   In:	terred *
+	+	+	++	+
URAM	181	960	18.85	100.00
URAM288	181	1	I I	100.00
BlockRAM	1047	2160	48.47	100.00
RAMB36E2	I 590	1	I I	100.00
RAMB18E2	914	1	I I	100.00
LUTMs as Distributed RAM	51052	591840	8.63	99.94
LUTMs as RAM64X1S	197	1	I I	100.00
LUTMS as RAM64X1D	88	1	I I I	100.00
LUTMs as RAM64M8	23992	1	1	100.00
LUTMS as RAM32X1S	4997	1	I I	100.00
LUTMs as RAM32X1D	1046	1	i i	100.00
LUTMs as RAM32M16	20640	1	I I	99.84
LUTMs as RAM256X1D	48	1	i i	100.00
LUTMs as RAM128X1D	44	1	1	100.00
+	+	+	++	+

#### Figure 169: Summary

The Summary is broken down by primitive type and the overall utilization of these primitives is also shown. For distributed RAM, it is reported as used Memory LUTs (LUTMs), not the total number of Distributed RAM primitives. This can help identify if a lot of inefficient DRAM primitives are in the design (typically older designs or designs with a lot of instantiation may exhibit this). For example, the cost per bit on RAM32X1D can be as high as 2 LUTs per bit (or 1 LUT per bit if LUT combined), but a RAM32M16 can be around ½ LUT per bit if all bits are used.

#### **Memory Description**

The memory description table is applicable to inferred RAM only. It details how the synthesis tool saw the memory when it was inferred. The total array size, dimensions, memory type, and clock period are detailed. This is shown in the following figure:

#### Figure 170: Memory Description Table

 Memory Name
 Array dire
 Memory Type
 Pott & Dimension ( Pott & Dimension ( Not & Dimension))
 Pott & Dimension ( Not & Dimension)
 Pott & Di

Note: If there are more than two ports inferred, the report will detail only two ports.



#### **Memory Utilization**

3. Memory Utilization

The memory utilization table details how the array is mapped to primitives in the hardware. Where there are inefficiencies, it is possible to identify whether the width or the depth is the cause.

#### Figure 171: Memory Utilization Table

Memory Name	Port A Dimension	Port B Dimension	Primitive	Available Bits	Used Bits	Bit Utilizaztion %	A Depth	A Depth Avail	A Depth Util%	A Width   A	A Widt
MEM	262144x9		+	+ I	+	+ 	+ I	+ 	+	I I	
MEM reg uram 0	32768x9	1	URAM288E5	294912	294912	100.00	32768	32768	100.00	9 9	
MEM reg uram 1	32768x9	1	URAM288E5	294912	294912	100.00	32768	32768	100.00	9 9	
MEM req uram 2	32768x9	1	URAM288E5	294912	294912	100.00	32768	32768	100.00	9	
MEM reg uram 3	32768x9		URAM288E5	294912	294912	100.00	32768	32768	100.00	9	
MEM reg uram 4	32768x9		URAM288E5	294912	294912	100.00	32768	32768	100.00	9 9	
MEM reg uram 5	1 32768x9	1	URAM288E5	294912	294912	100.00	32768	32768	100.00	9 1	
MEM req uram 6	32768x9	1	URAM288E5	294912	294912	100.00	32768	32768	100.00	9	
MEM reg uram 7	32768x9	1	URAM288E5	294912	294912	100.00	32768	32768	100.00	91	
	+		*	+	+	*	+	+	+	+	

#### **Memory Performance**


The memory performance table provides details on registering and cascade settings where applicable.

#### Figure 172: Memory Performance Table

++		+	+		+	+	 +	+	+	+	·	+
			Port A Requirement									
		262144x9	+		+	+	 +		+	+		+
MEM					1						4	
MEM_reg_uram_0	URAM288E5	32768x9	1	2.00	1	1		1	1	1		1
MEM_reg_uram_1	URAM288E5	32768x9	1	2.00	1	1	1	1	1	1	1	1
MEM_reg_uram_2	URAM288E5	32768x9	I	2.00	1	I	1	1	1	1	1	1
MEM_reg_uram_3	URAM288E5	32768x9	I	2.00	1	1	1	1	1	1	1	1
MEM_reg_uram_4	URAM288E5	32768x9	I	2.00	1	1	1	1	1	1	1	1
MEM reg uram 5	URAM288E5	32768x9	I	2.00	1	1	I	1	1	1	1	1
MEM_reg_uram_6	URAM288E5	32768x9	1	2.00	1	1	1	1	1	1	1	1
MEM_reg_uram_7	URAM288E5	32768x9	I	2.00	1	I	1		1	1	1	1

If the <code>-include\_path\_info</code> switch is specified, extra path information will be displayed as shown in the following figure.

#### Figure 173: -include\_path\_info



This section of the report shows REFNAME followed by the fanout (in brackets) of the worst case path through the Port A Data Output Path (data and parity bits). This is repeated for each bus on the memory. Where there is no fanout listed, it can be assumed that the shape will be packed together in the same slice and the fanout is 1.



#### **Memory Power**

The memory power table details whether the memory has been optimized by Vivado to reduce power, or if the enable signals are driven by a POWER (Vcc) or a signal. Also repeated is the cascade information and power relevant memory attributes.

#### Figure 174: Memory Power Table

Memory Name	i	Primitive	i	Power Gated	i	Port i	A Dimension	i	Port A	Enable	Port	A WRITE_MODE	I A	Cascade
MEM	-+		+		1		262144x9	Ť			+		-+	
MEM req uram 0		URAM288E5	÷	ENARDEN=NEW	i		32768x9			POWER	1		÷ .	
MEM reg uram 1		URAM288E5	i.	ENARDEN=NEW	i.		32768x9	i.		POWER	i –		i -	
MEM_reg_uram_2		URAM288E5	L	ENARDEN-NEW	L		32768x9			POWER	1		1	
MEM_reg_uram_3		URAM288E5	I.	ENARDEN=NEW			32768x9			POWER			1	
MEM_reg_uram_4				ENARDEN-NEW			32768x9			POWER			1	
MEM_reg_uram_5		URAM288E5		ENARDEN=NEW			32768x9			POWER				
MEM_reg_uram_6		URAM288E5 URAM288E5		ENARDEN=NEW			32768x9 32768x9			POWER			1	
MEM_reg_uram_7		URAM200ED	1	ENARDEN=NEW	5		32760X9	5		POWER	1			

#### Adding LUTRAMs to the Report

In order to report on LUTRAM primitives in the detailed tables, users must add the -include\_lutram switch.





Chapter 6

## Performing Timing Analysis

## **Introduction to Timing Analysis**

The Xilinx<sup>®</sup> Vivado<sup>®</sup> Integrated Design Environment (IDE) provides several reporting commands to verify that your design meets all timing constraints and is ready to be loaded on the application board. Report Timing Summary is the timing signoff report, equivalent to TRCE in the ISE<sup>®</sup> Design Suite. Report Timing Summary provides a comprehensive overview of all the timing checks, and shows enough information to allow you to start analyzing and debugging any timing issue. For more information, see Chapter 3: Logic Analysis Within the IDE.

You can generate this report in a window, write it to a file, or print it in your log file. Whenever Report Timing Summary shows that your design does not meet timing, or is missing some constraints, you can explore the details provided in the various sections of the summary and run more specific analysis. The other timing reports provide more details on a particular situation and can scope the analysis to some logic by using filters and scoping capabilities.

Before adding timing constraints to your design, you must understand the fundamentals of timing analysis, and the terminology associated with it. This chapter discusses some of key concepts used by the Xilinx Vivado Integrated Design Environment (IDE) timing engine.

## Terminology

- The *launch edge* is the active edge of the source clock that launches the data.
- The *capture edge* is the active edge on the destination clock that captures the data.
- The source clock is also referred to as the launch clock.
- The destination clock is also referred to as the capture clock.
- The *setup requirement* is the relationship between the launch edge and the capture edge that defines the most restrictive setup constraint.
- The setup relationship is the setup check verified by the timing analysis tool.
- The *hold requirement* is the relationship between the launch edge and capture edge that defines the most restrictive hold constraint.
- The hold relationship is the hold check verified by the timing analysis tool.



## **Timing Paths**

Timing paths are defined by the connectivity between the instances of the design. In digital designs, timing paths are formed by a pair of sequential elements controlled by the same clock, or by two different clocks.

#### **Common Timing Paths**

The most common paths in any design are:

- Path from Input Port to Internal Sequential Cell
- Internal Path from Sequential Cell to Sequential Cell
- Path from Internal Sequential Cell to Output Port
- Path from Input Port to Output Port

#### Path from Input Port to Internal Sequential Cell

In a path from an input port to a sequential cell, the data:

- Is launched outside the device by a clock on the board.
- Reaches the device port after a delay called the input delay [Synopsys Design Constraints (SDC) definition].
- Propagates through the device internal logic before reaching a sequential cell clocked by the destination clock.

#### Internal Path from Sequential Cell to Sequential Cell

In an internal path from sequential cell to sequential cell, the data:

- Is launched inside the device by a sequential cell, which is clocked by the source clock.
- Propagates through some internal logic before reaching a sequential cell clocked by the destination clock.

#### Path from Internal Sequential Cell to Output Port

In a path from an internal sequential cell to an output port, the data:

- Is launched inside the device by a sequential cell, which is clocked by the source clock.
- Propagates through some internal logic before reaching the output port.
- Is captured by a clock on the board after an additional delay called the output delay (SDC definition).




#### Path from Input Port to Output Port

In a path from an input port to output port, the data traverses the device without being latched. This type of path is also commonly called an *in-to-out path*. The input and output delays reference clock can be a virtual clock or a design clock.

#### **Timing Paths Example**

The following figure shows the paths described above. In this example, the design clock CLKO can be used as the board clock for both DIN and DOUT delay constraints.



#### *Figure 175:* **Timing Paths Example**

X25373-052521

#### **Timing Path Sections**

Each timing path is composed of three sections:

- Source Clock Path
- Data Path
- Destination Clock Path

#### Source Clock Path

The source clock path is the path followed by the source clock from its source point (typically an input port) to the clock pin of the launching sequential cell. For a timing path starting from an input port, there is no source clock path.




#### Data Path

The data path is the section of the timing path where the data propagates, between the path startpoint and the path endpoint. The following definitions apply: (1) A path startpoint is a sequential cell clock pin or a data input port; and (2) A path endpoint is a sequential cell data input pin or a data output port.

#### **Destination Clock Path**

The destination clock path is the path followed by the destination clock from its source point, typically an input port, to the clock pin of the capturing sequential cell. For a timing path ending at an output port, there is no destination clock path. Destination Clock Path shows the three sections of a typical timing path.



#### Figure 176: Typical Timing Path

#### Launch and Capture Edges

When transferring between sequential cells or ports, the data is:

- Launched by one of the edges of the source clock, which is called the launch edge.
- Captured by one of the edges of the destination clock, which is called the capture edge.

In a typical timing path, the data is transferred between two sequential cells within one clock period. In that case: (1) the launch edge occurs at Ons; and (2) the capture edge occurs one period after.

The following section explains how the launch and capture edges define the setup and hold relationships used for timing analysis.



## Understanding the Basics of Timing Analysis

## Max and Min Delay Analysis

Timing analysis is the static verification that a design timing behavior will be predictable once loaded and run on hardware. It considers a range of manufacturing and environmental variations that are combined into delay models that are grouped by timing corners and corner variations. It is sufficient to analyze timing against all the recommended corners, and for each corner, to perform all the checks under the most pessimistic conditions. For example, a design targeted to a Xilinx FPGA must pass the four following analyses:

- Max delay analysis in Slow Corner
- Min delay analysis in Slow Corner
- Max delay analysis in Fast Corner
- Min delay analysis in Fast Corner

Depending on the check performed, the delays that represent the most pessimistic situation are used. This is the reason why the following checks and delay types are always associated:

- Max Delay with Setup and Recovery Checks
- Min Delay with Hold and Removal Checks

#### Max Delay with Setup and Recovery Checks

- The worst-case delays (slowest delays) of a given corner are used for the source clock path and data/reset path accumulated delay.
- The best-case delays (fastest delays) of the same corner are used for the destination clock path accumulated delay.

#### Min Delay with Hold and Removal Checks

- The best-case delays (fastest delays) of a given corner are used for the source clock path and data/reset path accumulated delay.
- The worst-case delays (slowest delays) of the same corner are used for the destination clock path accumulated delay.

When mapped to the various corners, these checks become:

- Setup/Recovery (Max Delay Analysis)
- Hold/Removal (Min Delay Analysis)



#### Setup/Recovery (Max Delay Analysis)

- source clock (Slow\_max), datapath(Slow\_max), destination clock (Slow\_min)
- source clock (Fast\_max), datapath(Fast\_max), destination clock (Fast\_min)

#### Hold/Removal (Min Delay Analysis)

- source clock (Slow\_min), datapath (Slow\_min), destination clock (Slow\_max)
- source clock (Fast\_min), datapath (Fast\_min), destination clock (Fast\_max)

Delays from different corners are never mixed on a same path for slack computation.

Most often, setup or recovery violations occur with Slow corner delays, and hold or removal violations occur with Fast corner delays. However, since this is not always true (especially for I/O timing) Xilinx recommends that you perform both analyses on both corners.

## Setup/Recovery Relationship


The setup check is performed only on the most pessimistic setup relationship between two clocks. By default, this corresponds to the smallest positive delta between the launch and capture edges. For example, consider a path between two flip-flops that are sensitive to the rising edge of their respective clock. The launch and capture edges of this path are the clock rising edges only.

The clocks are defined as follows:

- clk0 has a period of 6 ns with first rising @ 0 ns and falling edge @ 3 ns.
- clk1 has a period of 4 ns with first rising @ 0 ns and falling edge @ 2 ns.

As the following figure shows, there are two unique setup relationships: Setup(1) and Setup(2).

#### Figure 177: Setup Relationships





The smallest positive delta from clk0 to clk1 is 2 ;ns, which corresponds to Setup(2). The Common Period is 12 ;ns, which corresponds to the time between two simultaneous alignments of the two clocks.

**TIP:** The relationships are established when considering the ideal clock waveforms, that is, before applying the insertion delay from the clock root to the flip-flop clock pin.

**IMPORTANT!** If the common period cannot be found over 1000 cycles of both clocks, the worst setup relationship over these 1000 cycles is used for timing analysis. For such case, the two clocks are called unexpandable, or clocks with no common period. The analysis will likely not correspond to the most pessimistic scenario. You must review the paths between these clocks to assess their validity and determine if they can be treated as asynchronous paths instead.

Once the path requirement is known, the path delays, the clocks uncertainty and the setup time are introduced to compute the slack. The typical slack equation is:

Data Required Time (setup)	=	capture edge time + destination clock path delay - clock uncertainty - setup time
Data Arrival Time (setup)	=	launch edge time + source clock path delay + datapath delay
Slack (setup)	=	Data Required Time - Data Arrival Time

As the equation shows, a positive setup slack occurs when the data arrives before the required time.

The recovery check is similar to the setup check, except that it applies to asynchronous pins such as preset or clear. The relationships are established the same way as for setup, and the slack equation is the same except that the recovery time is used instead of the setup time.

## Hold/Removal Relationship

The hold check (also called hold relationship) is directly connected to the setup relationship. While the setup analysis ensures that data can safely be captured under the most pessimistic scenario, the hold relationship ensures that:

- The data sent by the setup launch edge cannot be captured by the active edge before the setup capture edge (H1a and H2a corresponding to setup edges S1 and S2 respectively in the following figure).
- The data sent by the next active source clock edge after the setup launch edge cannot be captured by the setup capture edge (H2a and H2b corresponding to setup edges S1 and S2 respectively in the following figure).



During hold analysis, the timing engine reports only the most pessimistic hold relationship between any two clocks. The most pessimistic hold relationship is not always associated with the worst setup relationship. The timing engine must review all possible setup relationships and their corresponding hold relationships to identify the most pessimistic hold relationship.

For example, consider the same path as in the setup relationship example. Two unique setup relationships exist.

The following figure illustrates the two hold relationships per setup relationship.




Figure 178: Hold Relationships per Setup Relationship

The greatest hold requirement is 0 ns, which corresponds to the first rising edge of both source and destination clocks.

Once the path requirement is known, the path delays, the clocks' uncertainty, and the hold time are introduced to compute the slack. The typical slack equation is:

Data Required Time (hold) = capture edge time + destination clock path delay + clock uncertainty + hold time

Data Arrival Time (hold) = launch edge time + source clock path delay + datapath delay

```
Slack (hold) = Data Arrival Time - Data Required Time
```

As the equation shows, the hold slack is positive when the new data arrives after the required time.

The removal check is similar to the hold check, except that it applies to asynchronous pins such as preset or clear. The relationships are established the same way as for hold, and the slack equation is the same except that the removal time is used instead of the hold time.

## Path Requirement

The path requirement represents the difference in time between the capture edge and the launch edge of a timing path.



For example, when considering the same path and clocks as in the previous section, the following path requirements exist:

Setup Path Requirement (S1) = 1\*T(clk1) - 0\*T(clk0) = 4ns Setup Path Requirement (S2) = 2\*T(clk1) - 1\*T(clk0) = 2ns

The corresponding hold relationships are:

• Corresponding to setup S1

```
Hold Path Requirement (H1a) = (1-1)*T(clk1) - 0*T(clk0) = 0ns
Hold Path Requirement (H1b) = 1*T(clk1) - (0+1)*T(clk0) = -2ns
```

• Corresponding to setup S2

Hold Path Requirement (H2a) = (2-1)\*T(clk1) - 1\*T(clk0) = -2nsHold Path Requirement (H2b) = 2\*T(clk1) - (1+1)\*T(clk0) = -4ns

The timing analysis is performed only with the two most pessimistic requirements. In the example above, these are:

- The setup requirement S2
- The hold requirement H1a

## **Clock Phase Shift**

A clock phase-shift corresponds to a delayed clock waveform with respect to a reference clock due to special hardware in the clock path. In Xilinx FPGAs, clock phase-shift is usually introduced by the MMCM or PLL primitives, when their output clock property CLKOUT\*\_PHASE is non-zero.

#### MMCM/PLL Phase Shift Modes

During timing analysis, clock phase-shift can be modeled in two different ways by setting the MMCM/PLL PHASESHIFT\_MODE property, as described in the following table.

PHASESHIFT_MODE Property	Phase-Shift Modeling	Comment
WAVEFORM	Clock Waveform Modification	<pre>set_multicycle_path -setup constraints are usually needed to adjust the timing path requirement on clock- domain-crossing paths from or to the phase-shifted clock.</pre>
LATENCY	MMCM/PLL Insertion Delay	No additional multicycle path constraint is needed.

Table 17: MMCM/PLL PHASESHIFT\_MODE Properties

The default MMCM/PLL clock phase-shift mode varies across Xilinx FPGA families. However, the default mode can be overridden by the user on a per PLL/MMCM basis.



Technology	Default MMCM/PLL Clock Phase Shift Handling
7 Series	Clock Waveform Modification (WAVEFORM)
UltraScale	Clock Waveform Modification (WAVEFORM)
UltraScale+	MMCM/PLL Insertion Delay (LATENCY)

#### Table 18: Default MMCM/PLL Clock Phase Shift Handling

**IMPORTANT!** The MMCM/PLL *PHASESHIFT\_MODE* property does not affect the device configuration.

**IMPORTANT!** When a pin phase-shift is defined on any of the CLKOUTx pins and multiple clocks reach the input pins of the MMCM/PLL, the mode *PHASESHIFT\_MODE=LATENCY* is invalid and triggers a Warning Timing 38-437. In such a scenario, the MMCM/PLL should be configured to use the mode *PHASESHIFT\_MODE=WAVEFORM*.

The use of PHASESHIFT\_MODE=LATENCY is particularly convenient when introducing skew between two clocks in order to meet timing. No additional multicyle path constraint is needed for adjusting the timing path requirement when setting the clock phase-shift to negative, null, or positive.

For legacy designs migrated from 7 series or UltraScale to UltraScale+, when the property PHASESHIFT\_MODE is not set on the MMCM/PLL, the default behavior applies and the MMCM/PLL clock phase-shift is modeled as delay latency instead of clock edge shift. In this case, all multicycle path constraints that were specified in the legacy designs to account for a clock phase-shift need to be reviewed and usually removed. Such constraints can easily be identified by running the Methodology Checks (report\_methodology). TIMING-31 flags multicycle paths between clocks where one of the clocks is phase-shifted and is generated by a MMCM/PLL with PHASESHIFT\_MODE set to LATENCY.

The Clocking wizard and High Speed SelectIO Wizard both provide options to force the clock phase-shift modeling on each MMCM/PLL. The property PHASESHIFT\_MODE is automatically saved inside the IP XDC.

#### Phase Shift in Timing Reports

A positive phase shift moves the source clock edge forward, delaying the clock edge. A negative phase shift moves the source clock edge backward. The modification of the clock waveform result in potentially different clock edges being used by the static timing analysis for the source and capture clocks.

In the examples below, clock clkout0 (period 10 ns) is auto-derived by a MMCM.





• No phase shift

```
vivado% set_property CLKOUT0_PHASE 0.000 [get_cells qpll/plle2_adv_inst]
vivado% report_timing
...
(clock clkout0 rise edge) 0.000 0.000 r
...
MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
-5.411 5.903 r mmcm_inst/mmcm_adv_inst/
CLKOUT0
...
```

The source clock edge is 0.0 ns.

• Positive phase shift of 12.0 with PHASESHIFT\_MODE=WAVEFORM

```
vivado% set_property CLKOUT0_PHASE 12.000 [get_cells qpll/plle2_adv_inst]
vivado% report_timing
...
(clock clkout0 rise edge) 0.333 0.333 r
...
MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
-5.411 5.903 r mmcm_inst/mmcm_adv_inst/CLKOUT0
...
```

The source clock edge is delayed by 0.333 ns (10 ns / 360 \* 12.0).

• Positive phase shift of 12.0 with PHASESHIFT\_MODE=LATENCY

```
vivado% set_property CLKOUT0_PHASE 12.000 [get_cells qpll/plle2_adv_inst]
vivado% report_timing
...
(clock clkout0 rise edge) 0.000 0.000 r
...
MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
-5.078 6.236 r mmcm_inst/mmcm_adv_inst/
CLKOUT0
...
```

The MMCM insertion delay is increased by 0.333 ns (10 ns /  $360 \times 12.0$ ). The source clock edge is 0.0 ns.

• Negative phase shift of -15.0 with PHASESHIFT\_MODE=WAVEFORM

The source clock edge is moved backward by -0.417 ns (10 ns / 360 \* -15.0).



• Negative phase shift of -15.0 with PHASESHIFT\_MODE=LATENCY

```
vivado% set_property CLKOUT0_PHASE -15.000 [get_cells qpll/plle2_adv_inst]
vivado% report_timing
...
(clock clkout0 rise edge) 0.000 0.000 r
...
MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
-5.828 5.486 r mmcm_inst/mmcm_adv_inst/
CLKOUT0
...
```

The MMCM insertion delay is decreased by 0.417 ns (10 ns /  $360 \times -15.0$ ). The source clock edge is 0.0 ns.

#### Phase Shift in Clock Reports

The clock phase shift information is provided in the Clock Report (report\_clocks command). When a MMCM/PLL clock is phase-shifted and the MMCM/PLL has the PHASESHIFT\_MODE property set to LATENCY, then the auto-derived clock is marked with the attribute S (pin phase-shifted with Latency mode). In addition, the clock details under the section Generated Clocks of the clock report show the amount of pin phase-shift that is accounted in the MMCM/PLL insertion delay.

**Note:** Only the delay corresponding to the auto-derived clock phase-shift is reported. The amount of phase-shift coming from the MMCM/PLL block is not included in the auto-derived clock waveform definition.

In the example below, the MMCM has the property PHASESHIFT\_MODE set to LATENCY. The auto-derived clock clk\_out1\_clk\_wiz\_0 has no phase shift defined for the MMCM pin CLKOUT0 but the clock clk\_out2\_clk\_wiz\_0 has a -90 degrees phase shift defined for the MMCM pin CLKOUT2.

```
Attributes
 P: Propagated
 G: Generated
 A: Auto-derived
 R: Renamed
 V: Virtual
 I: Inverted
 S: Pin phase-shifted with Latency mode
Clock
                                     Attributes Sources
               Period(ns) Waveform(ns)
clk_in1
               10.000
                         {0.000 5.000}
                                    P
                                               {clk_in1}
clk_out1_clk_wiz_0 10.000
                         {0.000 5.000}
                                    P,G,A
                                               {clknetwork/
inst/mmcme3_adv_inst/CLKOUT0 }
clk_out2_clk_wiz_0 10.000
                         {0.000 5.000}
                                     P,G,A,S
                                               {clknetwork/
inst/mmcme3_adv_inst/CLKOUT2}
Generated Clocks
Generated Clock : clk_out1_clk_wiz_0
```



```
Master Source : clknetwork/inst/mmcme3_adv_inst/CLKIN1
Master Clock : clk_in1
Multiply By : 1
Generated Sources : {clknetwork/inst/mmcme3_adv_inst/CLKOUT0}
Generated Clock : clk_out2_clk_wiz_0
Master Source : clknetwork/inst/mmcme3_adv_inst/CLKIN1
Master Clock : clk_in1
Multiply By : 1
Pin Phase Shift(ns) : -2.5 (-90 degrees)
Generated Sources : {clknetwork/inst/mmcme3_adv_inst/CLKOUT2}
```

## **Clock Skew and Uncertainty**

Skew and uncertainty both impact setup and hold computations and slack.

#### **Skew Definition**

Clock skew is the insertion delay difference between the destination clock path and the source clock path: (1) from their common point in the design; (2) to, respectively, the endpoint and startpoint sequential cell clock pins.

In the equation below:

- Tcj is the delay from the common node to the endpoint clock pin.
- Tci is the delay from the common node to the startpoint clock pin:

Tskewi,j = Tcj- Tci

#### Clock Pessimism Removal

A typical timing path report shows the delay details of both source and destination clock paths, from their root to the sequential cell clock pins. As explained below, the source and destination clocks are analyzed with a different delay, even on their common circuitry.








Figure 179: Common Clock Tree Section

Common Clock Tree Section

X13436-052521

This delay difference on the common section introduces some additional pessimism in the skew computation. To avoid unrealistic slack computation, this pessimism is compensated by a delay called the Clock Pessimism Removal (CPR) value.

```
Clock Pessimism Removal (CPR) = common clock circuitry (max delay - min delay)
```

The CPR is added or subtracted to the skew depending on the type of analysis performed:

• Max Delay Analysis (Setup/Recovery)

CPR is added to the destination clock path delay.

• Min Delay Analysis (Hold/Removal)

CPR is subtracted from the destination clock path delay.

The Vivado Design Suite timing reports clock skew for each timing path as shown below (hold analysis in this case):

- DCD Destination Clock Delay
- SCD Source Clock Delay
- CPR Clock Pessimism Removal

```
Clock Path Skew: 0.301ns (DCD - SCD - CPR)
Destination Clock Delay (DCD): 2.581ns
Source Clock Delay (SCD): 2.133ns
Clock Pessimism Removal (CPR): 0.147ns
```

In many cases, the CPR accuracy changes before and after routing. For example, let's consider a timing path where the source and destination clocks are the same clock, and the startpoint and endpoint clock pins are driven by the same clock buffer.



Before routing, the common point is the clock net driver, that is, the clock buffer output pin. CPR compensates only for the pessimism from the clock root to the clock buffer output pin.

After routing, the common point is the last routing resource shared by the source and destination clock paths in the device architecture. This common point is not represented in the netlist, so the corresponding CPR cannot be directly retrieved by subtracting common clock circuitry delay difference from the timing report. The timing engine computes the CPR value based on device information not directly exposed to the user.

#### **Optimistic Skew**

Xilinx FPGA devices provide advanced clocking resources such as dedicated clock routing trees and Clock Modifying Blocks (CMB). Some of the CMBs have the capability to compensate the clock tree insertion delay by using a Phase Lock Loop circuit (present in PLL or MMCM primitives). The amount of compensation is based on the insertion delay present on the feedback loop of the PLL. In many cases, a PLL (or MMCM) drives several clock trees with the same type of buffer, including on the feedback loop. As the device can be large, the insertion delay on all these clock tree branches does not always match the feedback loop delay. The clocks driven by a PLL become over-compensated when the feedback loop delay is bigger than the source or destination clock delay. In this case, the sign of the CPR changes and it effectively removes skew optimism from the slack value. This is needed in order to ensure that there is no artificial skew at the common node of any timing path clocks during the analysis.

**RECOMMENDED:** Always use the CPR compensation during timing analysis to preserve the slack accuracy and the overall timing signoff quality.

#### **Clock Uncertainty**

Clock uncertainty is the total amount of possible time variation between any pair of clock edges. The uncertainty consists of the computed clock jitter (system, input, and discrete); the phase error introduced by certain hardware primitives; and any clock uncertainty specified by the user in the design constraints (set\_clock\_uncertainty).

For primary clocks, the jitter is defined by set\_input\_jitter and set\_system\_jitter. For clock generators such as MMCM and PLL, the tool computes the jitter based on user-specified jitter on its source clock and its configuration. For other generated clocks (such as flop based clock dividers), the jitter is the same as that of its source clock.

The user-specified clock uncertainty is added to the uncertainty computed by the Vivado<sup>®</sup> Design Suite timing engine. For generated clocks (such as from MMCM, PLL, and flop-based clock dividers), uncertainty specified by the user on source clock does not propagate through the clock generators.

For more information on jitter and phase error definitions, see the Vivado Design Suite User Guide: Using Constraints (UG903).



The clock uncertainty has two purposes:

- Reserve some amount of margin in the slack numbers for representing any noise on the clock that could affect the hardware functionality. Because the delay and jitter numbers are conservative, Xilinx does not recommend adding extra uncertainty to ensure proper hardware functionality.
- Over-constrain the paths related to a clock or a clock pair during one or several implementation steps. This increases the QoR margin that can be used to help the next steps to close timing on these paths. By using clock uncertainty, the clock waveforms and their relationships are not modified, so the rest of the timing constraints can still apply properly.

## **Pulse Width Checks**

The pulse width checks are some rule checks on the signal waveforms when they reach the hardware primitives after propagation through the device. They usually correspond to functional limits dictated by the circuitry inside the primitive. For example, the minimum period check on a DSP clock pin ensures that the clock driving a DSP instance does not run at higher frequency than what is tolerated by the internal DSP.

The pulse width checks do not affect synthesis or implementation. Their analysis must be performed once before the bitstream generation like any other design rule check provided by the Vivado Design Suite.

When a pulse width violation occurs, it is due to an inappropriate clock definition (pulse width and period checks) or an inappropriate clock topology that induces too much skew (max\_skew check). You must review the Xilinx FPGA data sheet of the target device to understand the operation range of the primitive where the violation occurs. In the case of a skew violation, you must simplify the clock tree or place the clock resources closer to the violating pins.

## **Reading a Timing Path Report**

The timing path report provides the information needed to understand what causes a timing violation. The following sections describe the Timing Path Report.

The Timing Path Summary displays the important information from the timing path details. You can review it to find out about the cause of a violation without having to analyze the details of the timing path. It includes slack, path requirement, datapath delay, cell delay, route delay, clock skew, and clock uncertainty. It does not provide any information about cell placement.

For more information about the terminology used for timing constraints and timing analysis, as well as learn how slack and path requirement are determined, see Understanding the Basics of Timing Analysis.



## **Timing Path Summary Header Examples**

The following figure shows an example of the Timing Path Summary Header in a text report.

#### Figure 180: Timing Path Summary Header in Text Report

Slack (MET) :	0.722ns (required time - arrival time)
Source:	fftEngine/fftInst/error reg/C
	(rising edge-triggered cell FDRE clocked by fftClk 0 {rise@0.000ns fall@2.500ns period=5.000ns})
Destination:	cpuEngine/iwb biu/wb stb o reg/D
	(rising edge-triggered cell FDCE clocked by wbClk 4 {rise@0.000ns fall@5.000ns period=10.000ns})
Path Group:	wbClk_4
Path Type:	Setup (Max at Slow Process Corner)
Requirement:	5.000ns (wbClk_4 rise@10.000ns - fftClk_0 rise@5.000ns)
Data Path Delay:	3.905ns (logic 0.388ns (9.935%) route 3.517ns (90.065%))
Logic Levels:	3 (LUT4=1 LUT6=2)
Clock Path Skew:	-0.190ns (DCD - SCD + CPR)
Destination Clock Del	Lay (DCD): -1.471ns = ( 8.529 - 10.000 )
Source Clock Delay	(SCD): -2.117ns = ( 2.883 - 5.000 )
Clock Pessimism Remov	/al (CPR): -0.836ns
Clock Uncertainty:	0.172ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
Total System Jitter	(TSJ): 0.071ns
Discrete Jitter	(DJ): 0.077ns
Phase Error	(PE): 0.120ns

The following figure shows an example of the Timing Path Summary header in the Vivado IDE.

≚ St	ummary	
LN	lame	ly Path 1
SI	lack	<u>0.722ns</u>
S	ource	FitEngine/fitInst/error_reg/C (rising edge-triggered cell FDRE clocked by fftClk_0 {rise@0.000ns fall@2.500ns period=5.000ns})
D	estination	cpuEngine/iwb_biu/wb_stb_o_reg/D (rising edge-triggered cell FDCE clocked by wbClk_4 {rise@0.000ns fall@5.000ns period=10.000ns})
Pa	ath Group	wbClk_4
Pa	ath Type	Setup (Max at Slow Process Corner)
R	Requirement	5.000ns (wbClk_4 rise@10.000ns - fftClk_0 rise@5.000ns)
D	ata Path Delay	3.905ns (logic 0.388ns (9.935%) route 3.517ns (90.065%))
Lo	ogic Levels	3 (LUT4=1 LUT6=2)
C	lock Skew	<u>-0.190ns</u>
C	lock Utainty	<u>0.172ns</u>

#### Figure 181: Timing Path Summary Header in Vivado IDE

### **Timing Path Summary Header Information**

The Timing Path Summary header includes the following information:

• Slack

A positive slack indicates that the path meets the path requirement, which is derived from the timing constraints. The Slack equation depends on the analysis performed.

- Max delay analysis (setup/recovery) slack = data required time data arrival time
- Min delay analysis (hold/removal) slack = data arrival time data required time



Data required and arrival times are calculated and reported in the other subsections of the timing path report.

• Source

The path startpoint and the source clock that launches the data. The startpoint is usually the clock pin of a sequential cell or an input port.

When applicable, the second line displays the primitive and the edge sensitivity of the clock pin. It also provides the clock name and the clock edges definition (waveform and period).

• Destination

The path endpoint and the destination clock that captures the data. The endpoint is usually the input data pin of the destination sequential cell or an output port. Whenever applicable, the second line displays the primitive and the edge sensitivity of the clock pin. It also provides the clock name and the clock edges definition (waveform and period).

• Path Group

The timing group that the path endpoint belongs to. This is usually the group defined by the destination clock, except for asynchronous timing checks (recovery/removal) which are grouped in the <code>\*\*async\_default\*\*</code> timing group. User-defined groups can also appear here. They are convenient for reporting purpose.

• Path Type

The type of analysis performed on this path.

- Max: indicates that the maximum delay values are used to calculate the data path delay, which corresponds to setup and recovery analysis.
- Min: indicates that the minimum delay values are used to calculate the data path delay, which corresponds to hold and removal analysis.

This line also shows which corner was used for the report: Slow or Fast.

• Requirement

The timing path requirement, when the startpoint and endpoint are controlled by the same clock, or by clocks with no phase-shift, is typically:

- One clock period for setup/recovery analysis.
- 0 ns for hold/removal analysis.

When the path is between two different clocks, the requirement corresponds to the smallest positive difference between any source and destination clock edges. This value is overridden by timing exception constraints such as multicycle path, max delay and min delay.

For more information on how the timing path requirement is derived from the timing constraints, Timing Paths.

• Data Path Delay



Accumulated delay through the logic section of the path. The clock delay is excluded unless the clock is used as a data. The type of delay corresponds to what the Path Type line describes.

• Logic Levels

The number of each type of primitives included in the data section of the path, excluding the startpoint and the endpoint cells.

Clock Path Skew

The insertion delay difference between the launch edge of the source clock and the capture edge of the destination clock, plus clock pessimism correction (if any).

• Destination Clock Delay (DCD)

The accumulated delay from the destination clock source point to the endpoint of the path.

- For max delay analysis (setup/recovery), the minimum cell and net delay values are used
- For min delay analysis (hold/removal), the maximum delay values are used.
- Source Clock Delay (SCD)

The accumulated delay from the clock source point to the startpoint of the path.

- For max delay analysis (setup/recovery), the maximum cell and net delay values are used.
- For min delay analysis (hold/removal), the minimum delay values are used.
- Clock Pessimism Removal (CPR)

The absolute amount of extra clock skew introduced by the fact that source and destination clocks are reported with different types of delay even on their common circuitry.

After removing this extra pessimism, the source and destination clocks do not have any skew on their common circuitry.

For a routed design, the last common clock tree node is usually located in the routing resources used by the clock nets and is not reported in the path details.

• Clock Uncertainty

The total amount of possible time variation between any pair of clock edges.

The uncertainty comprises the computed clock jitter (system and discrete), the phase error introduced by certain hardware primitives and any clock uncertainty specified by the user in the design constraints (set\_clock\_uncertainty).

The user clock uncertainty is additive to the uncertainty computed by the Vivado IDE timing engine.

• Total System Jitter (TSJ)



The combined system jitter applied to both source and destination clocks. To modify the system jitter globally, use the set\_system\_jitter constraint. The virtual clocks are ideal and therefore do not have any system jitter.

• Total Input Jitter (TIJ)

The combined input jitter of both source and destination clocks.

To define the input jitter for each primary clock individually, use the set\_input\_jitter constraint. The Vivado IDE timing engine computes the generated clocks input jitter based on their master clock jitter and the clocking resources traversed. By default, the virtual clocks are ideal and therefore do not have any jitter.

For more information on clock uncertainty and jitter, see this link in the Vivado Design Suite User Guide: Using Constraints (UG903).

• Discrete Jitter (DJ)

The amount of jitter introduced by hardware primitives such as MMCM or PLL.

The Vivado IDE timing engine computes this value based on the configuration of these cells.

• Phase Error (PE)

The amount of phase variation between two clock signals introduced by hardware primitives such as MMCM or PLL.

The Vivado IDE timing engine automatically provides this value and adds it to the clock uncertainty

• User Uncertainty (UU)

The additional uncertainty specified by the set\_clock\_uncertainty constraint.

For more information on how to use this command, see this link in the Vivado Design Suite Tcl Command Reference Guide (UG835).

Additional lines can appear in the Timing Path Summary depending on the timing constraints, the reported path, and the target device:

• Inter-SLR Compensation

The additional margin required for safely reporting paths that cross SLR boundaries in Xilinx 7 series SSI devices only.

• Input Delay

The input delay value specified by the set\_input\_delay constraint on the input port. This line does not show for paths that do not start from an input port.

• Output Delay

The output delay value specified by the set\_output\_delay constraint on the output port. This line does not show for paths that do not end to an output port.



• Timing Exception

The timing exception that covers the path. Only the exception with the highest precedence is displayed, as it is the only one affecting the timing path requirement.

For information on timing exceptions and their precedence rules, see Timing Paths.

## **Timing Path Details**

The second half of the report provides more details on the cells, pins, ports and nets traversed by the path. It is separated into three sections:

• Source Clock Path

The circuitry traversed by the source clock from its source point to the startpoint of the datapath. This section does not exist for a path starting from an input port.

• Data Path

The circuitry traversed by the data from the startpoint to the endpoint.

• Destination Clock Path

The circuitry traversed by the destination clock from its source point to the datapath endpoint clock pin.

The Source Clock Path and Data Path sections work together. They are always reported with the same type of delay:

- max delay for setup/recovery analysis
- min delay for hold/removal analysis

They share the accumulated delay which starts at the data launch edge time, and accumulates delay through both source clock and data paths. The final accumulated delay value is called the *data arrival time*.

The destination clock path is always reported with the opposite delay to the source clock and data paths. Its initial accumulated delay value is the time when the data capture edge is launched on the destination clock source point. The final accumulated delay value is called the *data required time*.

The final lines of the report summarize how the slack is computed.

• For max delay analysis (setup/recovery)

slack = data required time - data arrival time

• For min delay analysis (hold/removal)

```
slack = data arrival time - data required time
```





#### Timing Path Details In Text Report

Following is an example of the Source Clock, Data and Destination Clock Paths in the text report. Because the path is covered by a simple period constraint of 5 ns, the source clock launch edge starts at 0 ns and the destination clock capture edge starts at 5 ns.

Location	Delay type	Incr(ns)	Path (ns)	Netlist Resource(s)
	(clock fftClk_0 rise edge	:)		
		5.000	5.000 r	
P23		0.000	5.000 r	sysClk (IN)
	net (fo=0)	0.000	5.000	sysClk
P23	IBUF (Prop_ibuf_I_0)	0.767	5.767 r	clkin1_buf/0
	net (fo=2, routed)	1.081	6.848	clkgen/sysClk_int
MMCME2_ADV_X0Y0	MMCME2_ADV (Prop_mmcme2_a			
		-7.014	-0.166 r	clkgen/mmcm_adv_inst/CLKOUT5
	net (fo=1, routed)			clkgen/fftClk_0
BUFGCTRL_X0Y5	BUFG (Prop_bufg_I_O)	0.093	1.659 r	clkgen/clkout6_buf/0
	net (fo=1436, routed)	1.224	2.883	fftEngine/fftInst/fftClk
SLICE_X20Y144	FDRE		r	fftEngine/fftInst/error_reg/C
SLICE_X20Y144	FDRE (Prop_fdre_C_Q)	0.259	3.142 f	fftEngine/fftInst/error_reg/Q
	net (fo=2, routed)			cpuEngine/cpu_iwb_adr_o/buffer_fifo/s3_err_i
SLICE_X7Y73	LUT6 (Prop_lut6_I1_0)	0.043	4.950 f	cpuEngine/cpu_iwb_adr_o/buffer_fifo/wb_stb_o_reg_i_6/0
	net (fo=1, routed)	0.650	5.599	cpuEngine/cpu_iwb_adr_o/buffer_fifo/n_0_wb_stb_o_reg_i_6
SLICE_X3Y63	LUT4 (Prop_lut4_I0_0)	0.043	5.642 f	cpuEngine/cpu_iwb_adr_o/buffer_fifo/wb_stb_o_reg_i_2/0
	net (fo=3, routed)	0.669	6.312	cpuEngine/iwb_biu/m0_err_o
SLICE_X0Y55	LUT6 (Prop_lut6_I0_0)	0.043	6.355 r	cpuEngine/iwb_biu/wb_stb_o_reg_i_1/0
	net (fo=2, routed)	0.434	6.788	cpuEngine/iwb_biu/wb_stb_o0
SLICE_X0Y55	FDCE		r	cpuEngine/iwb_biu/wb_stb_o_reg/D
	(clock wbClk_4 rise edge)	10.000	10.000 r	
P23		0.000	10.000 r	sysClk (IN)
	net (fo=0)	0.000	10.000	sysClk
P23	IBUF (Prop_ibuf_I_0)			clkin1_buf/0
	net (fo=2, routed)	0.986	11.678	clkgen/sysClk_int
MMCME2_ADV_X0Y0	MMCME2_ADV (Prop_mmcme2_a	dv_CLKIN1_	CLKOUT1)	
		-6.008	5.670 r	clkgen/mmcm_adv_inst/CLKOUT1
	net (fo=1, routed)			clkgen/wbClk_4
BUFGCTRL_X0Y3	BUFG (Prop_bufg_I_0)			clkgen/clkout2_buf/0
	net (fo=1495, routed)	1.157	8.529	cpuEngine/iwb_biu/wbClk
SLICE_X0Y55	FDCE		r	cpuEngine/iwb_biu/wb_stb_o_reg/C
	clock pessimism	-0.836	7.693	
	clock uncertainty	-0.172		
SLICE_X0Y55	FDCE (Setup_fdce_C_D)	-0.010	7.511	cpuEngine/iwb_biu/wb_stb_o_reg
	required time		7.511	
	arrival time		-6.788	
	slack		0.722	

#### Figure 182: Timing Path Details in Text Report

#### Timing Path Details in Vivado IDE

The Timing Path Details in the Vivado IDE, as shown in the he following figure, shows the same information as is shown in the text report, seen in the previous figure.



Source Clock Path Delay Type	Incr (ns)	Path (n	Location	Netlist Resource(s)
(clock fftClk_0 rise edge)	(r) 5.000	5.000		
	(r) 0.000	5.000	Site: P23	➡ sysClk
net (fo=0)	0.000	5.000		Z sysClk
	0.000	0.000	Site: P23	clkin1_buf/l
IBUF (Prop ibuf I O)	(r) 0.767	5.767	Site: P23	<pre>dkin1_buf/0</pre>
net (fo=2, routed)	1.081	6.848	010.120	✓ clkgen/sysClk_int
	1.001	0.040	Site: MMCMADV_X0Y0	clkgen/mmcm_adv_inst/CLKIN1
MMCME2 ADV (Prop mmcadv CLKIN1 CLKOUT5)	(-) 014	-0.166		<pre>ckgen/mmcm_adv_inst/CLKOUT5</pre>
	(r)014		Site: MMCMADV_X0Y0	
net (fo=1, routed)	1.732	1.566		Ikgen/fftClk_0
			Site: BUFGCTRL_X0Y5	clkgen/clkout6_buf/l
BUFG (Prop bufg I O)	(r) 0.093	1.659	Site: BUFGCTRL_X0Y5	Clkgen/clkout6_buf/O
net (fo=1436, routed)	1.224	2.883		✓ fftEngine/fftInst/fftClk
FDRE			Site: SLICE_X20Y144	fftEngine/fftInst/error_reg/C
Data Path			1 P	
Delay Type	Incr (ns)	Path (n	Location	Netlist Resource(s)
FDRE (Prop fdre C Q)	(f) 0.259	3.142	Site: SLICE_X20Y144	ftEngine/ftlnst/error_reg/Q
net (fo=2, routed)	1.764	4.907		<pre>^ cpuEngine/cpu_iwb_adr_o/buffer_fifo/s3_err_i</pre>
			Site: SLICE_X7Y73	cpuEngine/cpu_iwb_adr_o/buffer_fifo/wb_stb_o_reg_i_6/l
LUT6 (Prop_lut6_I1_O)	(f) 0.043	4.950	Site: SLICE_X7Y73	<pre>cpuEngine/cpu_iwb_adr_o/buffer_fifo/wb_stb_o_reg_i_6/C</pre>
net (fo=1, routed)	0.650	5.599		<pre>/ cpuEngine/cpu_iwb_adr_o/buffer_fifo/n_0_wb_stb_o_reg</pre>
			Site: SLICE_X3Y63	cpuEngine/cpu_iwb_adr_o/buffer_fifo/wb_stb_o_reg_i_2/list
LUT4 (Prop lut4 10 O)	(f) 0.043	5.642	Site: SLICE_X3Y63	<pre>cpuEngine/cpu_iwb_adr_o/buffer_fifo/wb_stb_o_reg_i_2/0</pre>
net (fo=3, routed)	0.669	6.312		
			Site: SLICE_X0Y55	cpuEngine/iwb_biu/wb_stb_o_reg_i_1/l0
LUT6 (Prop lut6 10 O)	(r) 0.043	6.355	Site: SLICE_X0Y55	<pre>cpuEngine/iwb_biu/wb_stb_o_reg_i_1/0</pre>
net (fo=2, routed)	0.434	6.788		
FDCE			Site: SLICE_X0Y55	cpuEngine/iwb_biu/wb_stb_o_reg/D
Arrival Time		6.788		
Destination Clock Path				
Delay Type	Incr (ns)	Path (n	Location	Netlist Resource(s)
(clock wbClk_4 rise edge)	(r)000	10.000		
	(r) 0.000	10.000	Site: P23	D sysClk
net (fo=0)	0.000	10.000		✓ sysClk
			Site: P23	clkin1_buf/l
IBUF (Prop ibuf I O)	(r) 0.692	10.692	Site: P23	<pre>d clkin1_buf/O</pre>
net (fo=2, routed)	0.986	11.678		
			Site: MMCMADV_X0Y0	clkgen/mmcm_adv_inst/CLKIN1
MMCME2 ADV (Prop mmcadv CLKIN1 CLKOUT1)	(r)008	5.670	Site: MMCMADV_X0Y0	<pre>ckgen/mmcm_adv_inst/CLKOUT1</pre>
net (fo=1, routed)	1.619	7.289	C.C. MINOM ND V_/010	✓ ckgen/wbClk_4
inertio i, routou)	1.019	1.203	Site: BUFGCTRL_X0Y3	ckgen/ckout2_buf/l
	(r) 0.000	7 370		
BUFG (Prop bufg I O)	(r) 0.083	7.372	Site: BUFGCTRL_X0Y3	<pre>d clkgen/clkout2_buf/O d cnuEncipa/inth_bit/uk/Ol/c</pre>
net (fo=1495, routed)	1.157	8.529		✓ cpuEngine/iwb_biu/wbClk
FDCE			Site: SLICE_X0Y55	cpuEngine/iwb_biu/wb_stb_o_reg/C
clock pessimism	-0.836	7.693		
clock uncertainty	-0.172	7.521		
FDCE (Setup_fdce_C_D)	-0.010	7.511	Site: SLICE_X0Y55	<pre>cpuEngine/iwb_biu/wb_stb_o_reg</pre>
Required Time		7.511		

The information on the path is displayed in five columns when the standard flow is used or six columns when the Incremental Compile is used:

• Location

Where the cell or port is placed on the device.



• Delay Type

The unisim primitive and the particular timing arc followed by the path. In case of a net, it shows the fanout  $(f_0)$  and its status. A net can be:

- Unplaced: The driver and the load are not placed.
- Estimated: The driver or the load or both are placed. A partially routed net is also reported as estimated.
- Routed: The driver and the load are both placed, plus the net is fully routed.
- Incr(ns) (text report) / Delay (IDE report)

The value of the incremental delay associated to a unisim primitive timing arc or a net. It can also show of a constraint such as input/output delay or clock uncertainty.

• Path(ns) (text report) / Cumulative (IDE report)

The accumulated delay after each segment of the path. On a given line, its value is the accumulated value from the previous + the incremental delay of the current line.

• Netlist Resource(s) (text report) / Logical Resource (IDE report)

The name of the netlist object traversed.

• Pin Reuse (Incremental Compile only)

Indicates whether the path is being reused from the reference run. Applicable values are ROUTING, PLACEMENT, MOVED, and NEW.

Each incremental delay is associated to one of the following edge senses:


- r (rising)
- f (falling)

The initial sense of the edge is determined by the launch or capture edge used for the analysis. It can be inverted by any cell along the path, depending on the nature of the timing arc. For example, a rising edge at the input of an inverter becomes a falling edge on the output.

The edge sense can be helpful in identifying that an overly-tight timing path requirement comes from a clock edge inversion along the source or destination clock tree.

## Verifying Timing Signoff

Before going into the details of timing analysis, it is important to understand which part of the timing reports indicates that your design is ready to run in hardware.





By default, when using projects in the Vivado Design Suite, the runs automatically generate the text version of Report Timing Summary. You can also generate this report interactively after loading the post-implementation design checkpoint in memory.

**IMPORTANT!** Report Timing Summary does not cover the bus skew constraints. To report the bus skew constraints, you must run the *report\_bus\_skew* command separately on the command line. There is no GUI support for this command.

For a comprehensive Timing Signoff Verification methodology, see this link in the UltraFast Design Methodology Guide for Xilinx FPGAs and SoCs (UG949).





Chapter 7

## Synthesis Analysis and Closure Techniques

## Using the Elaborated View to Optimize the RTL

When analyzing the timing results after any implementation step with <code>report\_timing, report\_timing\_summary</code>, or <code>report\_design\_analysis</code>, you must review the structure of critical paths to understand if they can be mapped to logic primitives more efficiently by modifying the RTL, using synthesis attributes, or using different synthesis options. This is especially important for paths with high number of logic levels, which stress the implementation tools and limit the overall design performance.

Whenever you find a critical path with a high number of logic levels, you must question whether the functionality of the path requires so many logic levels or not. It is usually not easy to determine the optimal number of logic levels because it depends on your knowledge of the design and your knowledge of RTL optimization in general. It is a complex task to look at the post-synthesis optimized netlist and identify where the problem comes from in the RTL and how to improve it.

In project mode, the Vivado<sup>®</sup> IDE helps simplifying the analysis by providing a powerful crossprobing mechanism between the synthesized or implemented design and the elaborated design. Do the following to cross-probe the synthesized/implemented design and the elaborated design:

- 1. Open both the synthesized/implemented design and the elaborated design in memory.
- 2. Select the timing path in the synthesized/implemented design view and show its schematics by pressing the **F4** key.
- Select the Elaborated Design in the Flow Navigator pane. The RTL cells that correspond to the timing path are also selected, so that you can open the RTL schematics (by pressing the F4 key) to view the same path in the elaborated view or trace from the endpoint pin back to the startpoint cell.
- 4. Review the RTL logic traversed by the path, especially the size of the operators or vectors.



## Example


In the following example, a user has written a counter as follows:

Figure 184: Simple Counter VHDL Example

```
signal cnt : integer := 0;
process (clk)
begin
    if(clk'event and clk = '1') then
         if(cnt = 16) then
             cnt <= 0;
         else
             cnt <= cnt + 1;</pre>
         end if;
         if(cnt = 8) then
           dout <= din0;</pre>
         else
           dout <= din1;
         end if;
    end if;
end process;
```

The signal cnt counts from 0 to 16, which requires a 5-bit vector to encode. The post-route critical schematics is shown in the following figure. The endpoint is the bit 30 of the cnt signal.





After selecting the startpoint and endpoint cells of the critical path, you can visualize the equivalent path in the elaborated view by opening a schematics of the selected cells and expanding the logic from the endpoint pin back to the startpoint, as shown in the following figure.

RTL\_REG



#### cnt\_reg[10] cnt\_i cnt0\_i 10[31:0] 0[31:0] 10 S=default [1[31:0] n 0[31:0] v=x"00000001" [1[31:0] + RTL\_REG RTL MUX RTL\_ADD S[31:0 Ŧ cnt\_reg[11] clk 🗋 ·C 0 11 р

*Figure 186:* **cnt Counter in the Elaborated View** 


The elaborated view shows that the adder-input has been sized to 32 bit, because the signal cnt is declared as an integer. In this particular example, the 32-bit operator is retained throughout the synthesis optimizations. The elaborated view gives a good hint of what is happening and you can change the RTL as follows in order to get a better optimized netlist and timing QoR. As the counter increments from 0 to 16, you can define a range for the signal cnt which forces the adder-inputs to be 5 bits wide instead of 32 bits wide.

#### Figure 187: Simple Counter VHDL example with Integer Range

```
signal cnt : integer range 0 to 16 := 0;
process (clk)
begin
    if(clk'event and clk = 'l') then
        if(cnt = 16) then
            cnt <= 0;
        else
             cnt \ll cnt + 1;
        end if;
        if(cnt = 8) then
          dout <= din0;
        else
          dout <= din1;</pre>
        end if;
    end if:
end process;
```

The change made to the RTL code will subsequently impact the synthesis optimization, which you can verify using the elaborated view instead of going through the entire compilation flow:






#### Figure 188: cnt Counter in the Elaborated View after RTL Improvement

# Decomposing Deep Memory Configurations for Balanced Power and Performance

In deep memory configurations, the synthesis attribute RAM\_DECOMP can be used for better memory decomposition and reduced power consumption. This attribute can be set in the RTL. When the RAM\_DECOMP attribute is applied to a memory, the memory is setup in a wider configuration (of primitives) instead of a deep and narrow configuration.

When the CASCADE\_HEIGHT attribute is used along with the RAM\_DECOMP attribute, the synthesis inference has more granular control on cascading thereby providing balanced power and performance. This approach requires additional address decoding logic but reduces the number of block RAMs accessed at any given point in time, which helps reduce power consumption. The memory configuration ( $32 \times 16K$ ) in the following figure shows an example of how the memory is decomposed when the RAM\_DECOMP and CASCADE\_HEIGHT attributes are set.






If the attributes RAM\_DECOMP = power and CASCADE\_HEIGHT = 4 are applied, 16 RAMB36E2 are inferred and the memory is decomposed as shown in the following figure.



#### *Figure 190:* Generated Structure for 32 × 16K Memory Configuration using RAM\_DECOMP and CASCADE\_HEIGHT Attributes



The base primitive used here is  $32 \times 1$ K and four block RAMs are cascaded with a built-in feature to form a  $32 \times 4$ K configuration. Four such parallel structures create a 16K deep memory. The outputs are multiplexed to generate the output data.


#### *Figure 191:* **RTL Code Snippet for 32 × 16K Memory Configuration using RAM\_DECOMP** and CASCADE\_HEIGHT Attributes

```
module test
input clk,
input we,
input [13:0] addr,
input [31:0] din,
output reg [31:0] dout
);
(* ram_style = "block", ram_decomp = "power", cascade_height = 4 *) reg [31:0] mem [(16*1024)-1:0];
reg [13:0] addr_reg;
reg [31:0] dout_tmp0;
rea
     [31:0] dout_tmp1:
    [31:0] din_reg;
rea
reg
             we_reg;
always @(posedge clk)
begin
    addr_reg <= addr;</pre>
    din_reg <= duar
we_reg <= we;</pre>
    dout_tmp0 <= mem[addr_reg];</pre>
    dout_tmp1 <= dout_tmp0;</pre>
    dout <= dout_tmp1;</pre>
    if (we_rea)
         mem[addr_reg] <= din_reg;</pre>
end
endmodule
```

If only the RAM\_DECOMP = power attribute is applied, 16 RAMB36E2 are inferred and the memory is decomposed as shown in the following figure.



#### Figure 192: Generated Structure for 32 × 16K Memory Configuration using RAM\_DECOMP Attribute



The base primitive used here is  $32 \times 1$ K and eight block RAMs are cascaded with a built-in feature to form a  $32 \times 8$ K configuration. Two such parallel structures create a 16K deep memory. The outputs are multiplexed to generate the output data. The multiplexer is a 2:1 MUX.

## Figure 193: RTL Code Snippet for 32 × 16K Memory Configuration using RAM\_DECOMP Attribute

```
module test
       clk,
input
input
       we.
       [13:0] addr,
input
input [31:0] din,
output reg [31:0] dout
);
(* ram_style = "block", ram_decomp = "power"*) reg [31:0] mem [(16*1024)-1:0];
reg [13:0] addr_reg;
      [31:0] dout_tmp0;
req
      [31:0] dout_tmp1;
reg
reg
     [31:0] din_reg;
rea
             we_req;
always @(posedge clk)
begin
    addr_reg <= addr;</pre>
    din_reg <= din;
we_reg <= we;</pre>
    dout_tmpO <= mem[addr_reg];</pre>
    dout_tmp1 <= dout_tmp0;</pre>
    dout <= dout_tmp1;</pre>
    if (we_reg)
         mem[addr_reg] <= din_reg:</pre>
end
endmodule
```

The overall power savings are similar for both the memory decomposition examples, shown in Figure 190 and Figure 192, because only one block RAM is active at any given point in time. However, in terms of performance, a four-level deep cascaded block RAM chain (Figure 190) provides better performance than an eight-level deep cascaded block RAM chain (Figure 192).



# Optimizing RAMB Utilization when Memory Depth is not a Power of 2

The following test case can be used to observe the log file generated by the synthesis tool and see if there is any improvement that can be done to the RTL to guide the tool in a better way. The following code snippet shows a 40K-deep 36-bit wide memory description in VHDL. The address bus requires 16 bits.

library IEEE; use IEEE.STD LOGIC 1164.ALL; use IEEE.NUMERIC\_STD.ALL; entity test is Port ( clk : in STD\_LOGIC; addr : in STD\_LOGIC\_VECTOR (15 downto 0); din : in STD\_LOGIC\_VECTOR (35 downto 0); we : in STD\_LOGIC; dout : out STD\_LOGIC\_VECTOR (35 downto 0)); end test; architecture rtl of test is signal addr reg : STD LOGIC VECTOR(15 downto 0); type mem\_type is array (0 to 40959) of STD\_LOGIC\_VECTOR(35 downto 0); signal mem : mem type; begin process (clk) begin if (rising edge(clk)) then addr\_reg <= addr; if(we='1') then mem(to\_integer(unsigned(addr\_reg))) <= din;</pre> end if: dout <= mem(to\_integer(unsigned(addr\_reg)));</pre> end if; end process; end rtl;

Figure 194: 40K x 36 bits Memory RTL Example

Using the <code>report\_utilization</code> command post-synthesis, you can see that 72 block RAMs are generated by the synthesis tool, as shown in the following figure.



#### Figure 195: Number of Block RAMs Generated by Synthesis in the Utilization Report

Site Type	Used	Fixed	+ Available	Util%
Block RAM Tile   RAMB36/FIF0*   RAMB36E1 only   RAMB18	72   72   72   72   0	0   0	1030   1030 	6.99     6.99           0.00

If you calculate the number of block RAMs that are supposed to be inferred for the 40K x 36 configuration, you would end up with fewer block RAMs than the synthesis tool generated.

The following shows the manual calculation for this memory configuration:

- 40K x 36 can be broken in two memories: (32K x 36) and (8K x 36)
- An address decoder based on the MSB address bits is required to enable one or the other memory for read and write operations, and select the proper output data.
- The 32K x 36 memory can be implemented with 32 RAMBs: 4 \* 8 \* (4K x 9)
- The 8K x 36 memory can be implemented with 8 RAMBs: 8 \* (1K x 36)
- In total, 40 RAMBs are required to optimally implement the 40K x 36 memory.

To verify that the optimal number of RAMBs have been inferred, the synthesis log file includes a section that details how each memory is configured and mapped to FPGA primitives. As shown in the following figure, memory depth is treated as 64K, which gives a clue that non-power of 2 depths are not handled in an optimal way.

#### *Figure 196:* **RAM Configuration and Mapping Section in the Synthesis Log**

Start ROM, RAM	1, DSP and Shi	ft Regis	ster Reporti	ng											
Block RAM:											<b>.</b>				
Module Name	RTL Object	PORT A	(Depth x Wi	dth)	W	R	PORT B	(Depth	x Width)	W	R	OUT_REG	RAMB18	RAMB36	Hierarchical Name
test	mem_reg	64 K x	36(READ_FIR	ST)	W	R				I.	Ì	Port A	0	72	test/extram_2

The synthesis tool has used 64K x 1 (2 block RAMs with cascade feature), 36 such structures because of 36-bit data. So in total, you have  $36 \times 2 = 72$  block RAMs. The following figure shows the code snippet that forces synthesis to infer the optimal number of RAMBs.



```
Figure 197: Optimized 40 K x 36 bits Memory RTL Example
```

```
architecture rtl of test is
    signal addr_reg : std_logic_vector(15 downto 0);
    type ram_type_0 is array (0 to 32767) of std_logic_vector(35 downto 0);
    type ram type 1 is array (0 to 8191) of std_logic_vector(35 downto 0);
    signal RAM_0 : ram_type_0;
    signal RAM_1 : ram_type_1;
    signal dout_0 : std_logic_vector(35 downto 0);
    signal dout_1 : std_logic_vector(35 downto 0);
begin
    process (clk)
    begin
        if clk'event and clk = '1' then
           addr_reg <= addr;
           if we = '1' and addr_reg(15) = '0' then
               RAM_0(to_integer(unsigned(addr_reg(14 downto 0)))) <= din;</pre>
           end if;
           dout 0 <= RAM 0(to integer(unsigned(addr reg(14 downto 0))));</pre>
        end if;
    end process;
    process (clk)
    begin
        if clk'event and clk = 'l' then
           if we = '1' and addr reg(15) = '1' then
               RAM 1(to integer(unsigned(addr reg(12 downto 0)))) <= din;</pre>
           end if;
           dout 1 <= RAM 1(to integer(unsigned(addr reg(12 downto 0))));</pre>
        end if;
    end process;
    dout <= dout_1 when addr_reg(15) = '1' else dout_0;</pre>
end rtl;
```

## Optimizing RAMB Input Logic to Allow Output Register Inference

The following RTL code snippet generates a critical path from block RAM (actually it is a ROM) with multiple logic levels ending at a flip-flop (FF). The RAMB cell has been inferred without the optional output registers (DOA-0), which adds over 1 ns extra delay penalty to the RAMB output path.






Figure 198: Memory RTL Code Without Inferred RAMB Output Register

```
module test (input clk, input [3:0] addr, output reg dout, dout_shift);
(* rom_style = "block" *) reg [15:0] mem [0:15];
reg [3:0] addr_reg0;
reg [3:0] addr_reg1;
reg [3:0] addr_reg2;
reg [3:0] addr_reg3;
reg [15:0] dout_mem;
initial
begin
  $readmemh("init.txt",mem);
end
always@(posedge clk)
begin
    addr_reg0 <= addr;
    addr_reg1 <= addr_reg0;</pre>
    addr_reg2 <= addr_reg1;</pre>
    addr_reg3 <= addr_reg2;
end
always@(posedge clk)
begin
    dout_mem <= mem[addr_reg3];</pre>
    dout <= |dout_mem;
    dout_shift <= |addr_reg3;</pre>
end
endmodule
```

The critical path for the above RTL code is shown by the tool, such as in the following figure.








#### Figure 199: Critical Path from RAMB Without Output Register Enabled

It is good practice to review the critical paths after synthesis and after each implementation step in order to identify which groups of logic need to be improved. For long paths or any paths that do not take advantage of the FPGA hardware features optimally, go back to the RTL description, try to understand why the synthesized logic is not optimal, and modify the code to help the synthesis tool improve the netlist.

Vivado has a powerful embedded debugging mechanism that you can use to start off with elaborated view. The elaborated view helps to identify where the problem could be, instead of manually searching through the RTL code. See the elaborated view shown in the following figure for the above RTL code snippet.





The elaborated view gives a good hint about the inefficient structure for the given test case. In this case, the problem comes from the address register fanout (addr\_reg3\_reg), which drives the memory address as well as some glue-logic, highlighted in blue.



RAMB inference by the synthesis tool requires a dedicated address register in the RTL code, which is not compatible with the current address register fanout. As a consequence, the synthesis tool re-times the output register in order to allow the RAMB inference instead of using it to enable the RAMB *optional* output register.


By replicating the address register in the RTL code so that the memory address and the interconnect logic | FPGA logic are driven by separate registers, the RAMB will be inferred with the output registers enabled.


The RTL code and elaborated view after manual replication are shown in the following figures:

```
module test (input clk, input [3:0] addr, output reg dout, dout_shift);
(* rom_style = "block" *) reg [15:0] mem [0:15];
reg [3:0] addr_reg0;
reg [3:0] addr_reg1;
reg [3:0] addr_reg2;
reg [3:0] addr_reg3;
(* KEEP = "true" *) reg [3:0] addr reg3 dup;
reg [15:0] dout_mem;
initial
begin
   $readmemh("init.txt",mem);
end
always@(posedge clk)
begin
    addr_reg0 <= addr;
    addr_reg1 <= addr_reg0;
    addr_reg2 <= addr_reg1;
    addr reg3 <= addr reg2;
    addr reg3 dup <= addr reg2;
end
always@(posedge clk)
begin
    dout_mem <= mem[addr_reg3];</pre>
    dout <= |dout mem;
    dout shift <= |addr reg3 dup;</pre>
end
```

*Figure 201:* **RTL Code with the Replicated Address Register** 

endmodule








The critical path for the modified RTL code can be seen in the following figure. Notice the following:

- The addr\_reg2\_reg register is connected to the address pin of the block RAM.
- The addr\_reg3\_reg register has been absorbed in the Block RAM.
- The RAMB output register is enabled, which significantly reduces the datapath delay on the RAMB outputs.



## Figure 203: Critical Path for the Modified RTL Code


# **Improving Critical Logic on RAMB Outputs**

The following test case highlights about improving critical paths through restructuring, such as when pushing macro (block RAM) closer to the destination register.

The following figure shows a 16x1 Multiplexer with only one input to the Multiplexer coming from block RAM and the rest of the inputs being fed by registers.

Critical path: block RAM-> 2 Logic levels -> FF.





#### Figure 204: 16x1 Multiplexer Connected to Block RAM Outputs

The following figure shows the critical path where the block RAM to FF path is highlighted in red. There are 2 logic levels from block RAM->FF as well as FF->FF. Because block RAM CLK->Q delay is higher for block RAM, block RAM->FF is critical.








Figure 205: Critical RAMB-LUT-FF Path

Next, look at the RTL code snippet shown in the following figure to see whether there is a way to restructure the logic.



l end

## Figure 206: RTL Code Snippet

```
ram_sdp ram_sdp_inst (.clk(clk), .we(we), .addr(addr), .din(din_reg[5]), .dout(dout_from_ram));
.always@(posedge_clk)
begin
sel_reg <= sel;
din_rea <= din:
case(sel_reg)
    4'd0: dout <= din_reg[0];</pre>
    4'd1: dout <= din_reg[1];</pre>
    4'd2: dout <= din_reg[2];
    4'd3: dout <= din_reg[3];</pre>
    4'd4: dout <= din_reg[4];
    4'd5: dout <= dout_from_ram;</pre>
    4'd6: dout <= din_reg[6];
    4'd7: dout <= din_reg[7];
    4'd8: dout <= din_reg[8];
    4'd9: dout <= din_reg[9];
    4'd10: dout <= din_reg[10];
    4'd11: dout <= din_reg[11];
    4'd12: dout <= din_reg[12];</pre>
    4'd13: dout <= din_reg[13];
    4'd14: dout <= din_reg[14];
    4'd15: dout <= din_reg[15];
endcase
```

The optimal way to restructure the logic is to rewrite the above code snippet by breaking the 16x1 Multiplexer into two multiplexers. You can exempt the condition of select value 4'd5 and use it as an enabling condition for the 2x1 Multiplexer as shown in the following figure, creating this cascade Multiplexer structure results in FF->FF with 3 logic levels, but block ;RAM->FF is reduced to 1 logic level. This way, the block RAM->FF path has been improved, which helps the downstream tools for better placement because RAMB placement is more challenging than LUT and FF placement. In general, fewer long paths around Macro primitives such RAMB, FIFO, and DSP will yield better QoR for any given design.





#### *Figure 207:* Cascade Multiplexer Structure to Reduce RAMB Output Logic Levels

```
ram_sdp ram_sdp_inst (.clk(clk), .we(we), .addr(addr), .din(din_reg[5]), .dout(dout_from_ram));
(* KEEP = "true" *) reg dout_nxt;
always@*
begin
dout_nxt <= dout;
case(sel_reg)
    4'd0: dout_nxt <= din_reg[0];
    4'd1: dout_nxt <= din_reg[1];</pre>
    4'd2: dout_nxt <= din_reg[2];
    4'd3: dout_nxt <= din_reg[3];</pre>
    4'd4: dout_nxt <= din_reg[4];</pre>
    //4'd5: dout_nxt <= dout_from_ram;</pre>
    4'd6: dout_nxt <= din_reg[6];</pre>
    4'd7: dout_nxt <= din_reg[7];
    4'd8: dout_nxt <= din_reg[8];
    4'd9: dout_nxt <= din_reg[9];
    4'd10: dout_nxt <= din_reg[10];
    4'd11: dout_nxt <= din_reg[11];</pre>
    4'd12: dout_nxt <= din_reg[12];</pre>
    4'd13: dout_nxt <= din_reg[13];</pre>
    4'd14: dout_nxt <= din_reg[14];</pre>
    4'd15: dout_nxt <= din_reg[15];</pre>
endcase
end
always@(posedge_clk)
begin
sel_reg <= sel;</pre>
din rea <= din:
if(sel_reg == 4'd5)
    dout <= dout_from_ram;</pre>
else
    dout <= dout_nxt;</pre>
end
```





# Chapter 8

# Implementation Analysis and Closure Techniques


# **Intelligent Design Runs**

An Intelligent Design Run (IDR) is a special type of implementation run that uses a complex flow to attempt to close timing. Because an IDR can be aggressive, a compile time of up to six times that of a standard run can be expected. Typical compile times, however, are 4.5 times that of a standard run.

The IDR presents a simple user interface around complex timing closure features, and achieves results at least on par with FPGA experts for a high percentage of designs.

## Overview

The Intelligent Design Run for timing closure is an aggressive timing closure implementation run with the sole objective of closing timing. Both power and compile time are not considered, but some power optimizations might be possible with utilization savings. It is split into three stages, as shown in the following simplified diagram.



#### Figure 208: IDR Overview

X25370-052521



The flow is fully automated, and there is no user control over which stages can be run. Before attempting to close timing using IDR, a design should be clean of methodology issues. Run <code>report\_methodology</code> and fix or waive all critical warnings and warnings.

The details of each of the stages are as follows.

- Stage 1: Design Optimization: The Design Optimization stage must always be run. The process of generating and applying suggestions in this stage can result in up to four times the compile time of a standard implementation run. The reasons for this are as follows:
  - To generate accurate data for analysis, the implementation tools must be run to post-place or post-route. To apply the suggestions, the design run must be reset and the implementation tools rerun.
  - By allowing the impact of QoR suggestions to be realized before conducting a new analysis and generating new suggestions, the impact of design issues is not overestimated, resulting in the maximum QoR impact.
- Stage 2: Tool Option Exploration: This stage uses ML strategies to predict the best tool options to use. The flow might exit before this stage if no ML strategies are generated. This stage can be skipped if the design meets criteria for entering the last mile stage (WNS ≥ -0.050 ns and WHS ≥ 0.000). To ensure the best chance of closing timing, the criteria to enter the Last Mile Timing Closure stage are tighter when entering directly from stage 1 (Design Optimization).
- Stage 3: Last Mile Timing Closure: This stage leverages post-route phys\_opt\_design, incremental implementation in timing closure mode, and incremental QoR suggestions to close timing. To enter this stage, a design from the previous stage must have WNS > -0.250 ns and WHS ≥ 0.000 ns. If these criteria are not met, this stage is skipped and the flow exits.


The flow can exit in any of the following conditions:

- At any stage, if timing is met and the design is fully routed.
- At stage 1, if:
  - The design fails initial timing checks.
  - The design fails initial utilization checks.
  - The design fails to route.
  - There are no predicted ML strategies.
- At stage 2, if the last mile criteria are not met.
- At the end of stage 3, if the last mile algorithms have been exhausted and no further improvements can be made.



## **Stage 1: Design Optimization**

The Design Optimization stage is split into five steps that are executed sequentially. These steps are shown in the following diagram.



## Figure 209: Design Optimization Steps

X25371-052521

Within any given step, multiple implementation commands such as opt\_design, place\_design, and route\_design can be run and QoR suggestions can be generated. For each step, there is a target suggestion list; if any of the generated suggestions appear on the target suggestion list, the design is reset to the required design stage for the suggestion to be successfully applied. If there are no suggestions available on the target suggestion list for a given step, the step is skipped.

The details of the Design Optimization steps are as follows.

- **Clean Up XDC:** The design is checked for any causes that generate an implementation error and timing that is impossible to fix. If an error is picked up, the flow will exit. No suggestions are generated or applied at this stage.
- **Clean Up Utilization:** Suggestions that reduce utilization without timing penalty are sought. In addition, some other non-utilization-based suggestions might be applied if they can be detected and fixed early in the flow.



• Clean Up Clocking: The design is run to place\_design to generate accurate clock skew timing numbers. If suggestions exist, the flow is reset and run through to route\_design and a timing picture is generated.

**Note:** If there are no suggestions in the Clean Up Utilization and Clean Up Clocking stages, a special stage called First Pass is reported. This is used as a baseline reference to compare with subsequent stages. To reduce compile time, it is not generated if there are suggestions.

- Clean Up Congestion : In this step, congestion suggestions are applied from post-route generated suggestions if they exist. If the design did not route, post-place generated suggestions are used.
- Clean Up Timing: Individual timing paths are analyzed and suggestions applied.

At the end of stage 1 (Design Optimization), all post-route checkpoints are compared and the best run selector takes forward the best run to either stage 2 (Tool Option Exploration) or stage 3 (Last Mile Timing Closure).

To examine the modifications the IDR has made to the design, the QoR Suggestion Report shows which suggestions are GENERATED and APPLIED at each step. There are also multiple checkpoints generated which can be easily accessed from the design run directory.

## **Stage 2: Tool Option Exploration**

In the Tool Option Exploration stage, the goal is to get the maximum QoR return from tool options. To achieve this, three implementation runs using tool options predicted by ML strategies are run. This is shown in the following diagram:




Figure 210: Tool Exploration Implementation Runs



QoR suggestions are carried forward from the best run in stage 1. If later steps in stage 1 showed a QoR degradation, their suggestions are dropped. By running three ML strategy runs (where three or more are available), QoR fluctuations from any single run are smoothed out.

The ML strategy phase uses standard implementation runs that can be run in parallel if compute resources allow. As such, when used in parallel, the compile time of this phase is approximately one implementation run. When the implementation runs are finished, the best run selector determines which run to take forward. The flow behavior is as follows:

- Exit if timing is met.
- Proceed to stage 3 if Last Mile Timing Closure criteria are met.
- Exit if Last Mile Timing Closure criteria are not met.

## Stage 3: Last Mile Timing Closure

The Last Mile Timing Closure stage takes the best implementation run result from either of the previous two stages and attempts to close timing on it. The design must have met the Last Mile Timing Closure requirements for the stage to be run. The QoR gain in this phase might be small compared to compile time. This is a consequence of trying to resolve issues that have a high level of difficulty in either the netlist or physical areas of the die where the timing closure challenge exists. Timing closure is achieved in approximately 20% of designs with a WNS < -0.100 ns.

The goal of the Last Mile Timing Closure stage is to close timing on the design. This is slightly different when compared to the default tool flow, which aims to achieve the best WNS possible and timing closed WHS. Algorithms must strike a balance between trying to improve timing but not altering the place and route results significantly. To achieve this, incremental compile in timing closure mode and QoR suggestions are used to close timing. Suggestions with the APPLIED property are reused from the reference run and suggestions that have the INCREMENTAL\_FRIENDLY property set are applied. After routing is complete, <code>phys\_opt\_design</code> can be run to further attempt to close timing.

To enter the Last Mile Timing Closure stage from stage 2, the design must meet the following requirements:

- Have a fully routed run from stage 1 or 2
- Have a WNS > -0.250
- Have a WHS > 0.000

To enter directly from stage 1, the design must meet the following requirements:

- Have a fully routed run from stage 1
- Have a WNS > -0.050
- Have a WHS > 0.000



Last mile timing closure is run sequentially as a single run.

## **Creating an Intelligent Design Run**

The Intelligent Design Run is created from a standard implementation run. In the Design Runs window, right-click on the implementation run and select **Close Timing using Intelligent Design Runs** as shown in the following figure.

Implementation null Properties			
▷ impl_1 ←	×	Implementation Run Properties Delete	Ctrl+E Delete
Q        E		Make Active Change Run Settings	
2		Set Incremental Implementation Close Timing using Intelligent Design Runs Set QoB Suggestions	
		Save As Run Strategy Save As Report Strategy	
General Properties Options Log Reports Messages	•	Open Run Launch Runs Reset Runs	
Tcl Console Messages Log Reports Design Runs s Q ≍	» «	Launch Next Step: opt_design Launch Step To Reset to Previous Step	Þ
Name         Constraints         Status         Incremental         WNS           ▷ impl_1         constrs_1         Not started         Off	11	Generate Bitstream	
1		Display Log Display Reports Display Messages	
	∎ +	Copy Run Create Runs Open Run Directory	
		Export to Spreadsheet	

Figure 211: Close Timing Using Intelligent Design Runs

The equivalent Tcl commands to create an Intelligent Design Run are as follows:

```
create_run -flow {Vivado IDR Flow 2021} -parent_run <synth runName> <idr
runName>
set_property REFERENCE_RUN impl_1 [get_runs <impl runName>]
```

The REFERENCE\_RUN property is used to copy Tcl hooks from an implementation run. Tcl hooks are applied at each implementation phase of the run. For example, if there is a pre-opt\_design Tcl hook, it is executed every time before the opt\_design command is called. This property is examined when the run is reset, so subsequent changes to the implementation run Tcl hooks are picked up. If you wish to add a Tcl hook to an IDR, first create an implementation run, add the Tcl hook, then create a new IDR.

*Note*: Pre- and post- init\_design Tcl hooks are not currently supported.



Because directives are controlled by the IDR, there is no value in creating an IDR from a run that has an identical netlist, identical constraints, and identical Tcl hooks. There is consequently a restriction where only one IDR can be created from any given implementation run. If more IDRs are desired, alter the synthesis options to create a different netlist or modify the floorplan.

Note: It is not possible to create an IDR run directly from a synthesis run.

## Flow Control within Intelligent Design Runs Window

The Intelligent Design Runs tab, shown in the following figure, provides two functions:

- A context-sensitive right-click menu to access flow control and design analysis options
- Access to metrics such as WNS, TNS, WHS, and THS for the top-level and sub-level IDR runs

Tcl Console Messages Log Re	ports Intel	ligent Design Runs 🛛 🗙 Design Ru	ns						
Q   素   ♦									
Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Faile	apsed
✓ ✓ i_impl_1_1	constrs_1	Design Optimization Complete!							9:05:11
🗸 🖌 Stage 1: Design Optimization		Child Runs Complete							
✓ i_impl_1_1_rqs	constrs_1	Congestion Optimization Complete!	1.407	0.000	0.035	0.000	0.000		04:02:
✓ ▷ Stage 2: Tool Option Exploration		Child Runs Not Started							
▷ i_impl_1_1_ml_strat_1	constrs_1	Scripts Generated							J0:00:00
i_impl_1_1_ml_strat_2	constrs_1	Scripts Generated							00:00: ر
▷ i_impl_1_1_ml_strat_3	constrs_1	Scripts Generated							0:00:00
✓ ▷ Stage 3: Last Mile Timing Closure		Child Runs Not Started							
▷ i_impl_1_1_incr_rqs	constrs_1	Scripts Generated							00:00:

## Figure 212: Intelligent Design Runs Tab

The metrics represent the best run metrics for that stage of the IDR. They are updated regularly throughout the flow.

The right-click menu is context sensitive, targeting the flow stage that is selected. Right-clicking at the top level gives the following options (which are a superset of right-clicking on any of the lower stages):

#### Figure 213: Flow Control and Design Analysis Options Menu





The menu options are described below.

- Implementation Run Properties: Opens the run properties for the IDR run. This is reduced from a normal run.
- **Delete:** Deletes the run.

*Note*: Only one IDR run can be created from any given implementation run. To create a second run, the first must be deleted beforehand.

- Launch Runs: Launches the runs.
- Reset Runs: Resets the IDR and deletes all files.
- View Reports: Opens the Intelligent Design Runs Reports window.
- **Open Run Directory:** Opens the run directory. Intermediate checkpoints and text reports can be accessed using this option.
- **Open Run:** Opens the selected run or the best run from the selected stage for design analysis. Only available on routed checkpoints.
- Generate Single Pass Implementation Run: Creates a standard implementation run that sets up the RQS file and incremental checkpoints (if required) to create the same result achieved in IDR. Only available on a successfully completed IDR.

## **Intelligent Design Run Reports**

The Intelligent Design Run Reports window, shown in the following figure, is split into two sections:

- Flow Progress:
  - Shows which stages have been run and which stages are currently running.
  - Indicates the best overall run (\$) and the best run within a stage (\*).
- Flow Statistics:
  - Shows collected statistics on the design for timing and congestion information.
  - Hyperlinks to the reports generated in the IDR.



i_impl_1_1											
low Progress											
Q, 素 ♦										A	
Stage/Run/Steps	opt_design	place design	phys opt design	route desi	gn pos	stroute phys	opt d	esign			
v Design Optimization				_				5			
∨i_impl_1_1_rqs											
CLEANUP_XDC	~	-	-	-		-				• • • • • • • • • • • • • • • • • • •	
CLEANUP_UTILIZATION	~	~	-	-		-					
FIRST_PASS	-	-	1	~		-					
CLEANUP_CLOCKING	-	-	-	-		-					
CLEANUP CONGESTION	-	-	-	-		-					
CLEANUP_TIMING*	~	~	~	~		-					
- Tool Option Exploration											
i_impl_1_1_ml_strat_1\$	~	~	~	~							
i_impl_1_1_ml_strat_2	1	~	1	0		-					
i_impl_1_1_ml_strat_3	~	~	~	~							
✓ Last Mile Timing Closure										•	
i_impl_1_1_incr_rqs	-	-	-	-		-					
ow Statistics											
Q 🛨 🌲											
Stage/Run/Steps	Repo	rts			WNS	TNS	W	THS		Global Cong Level (N-	د Cong Tile% N-E-
~ CLEANUP_TIMING*											
opt_design		postopt_tim postopt_tim postopt_tim postopt_tim	ing_rqa.rpt	rpt			-	-	3	-	-
place_design		postplace_tir postplace_tir postplace_tir postplace_tir	ning_rqa.rpt	y.rpt	-1.131	-8716.127	-	-	3	4144	-
phys_opt_design	pi pi	ostplace_physop ostplace_physop	ot_timing_timing_sur ot_timing_util.rpt ot_timing_rqa.rpt ot_timing_rqs.rpt	nmary.rpt	-0.879	-6569.502	-	-	3	-	-
route_design		postroute_tin postroute_tin postroute_tin postroute_tin	ning_rqa.rpt	y.rpt	-1.198	-26221.305	-0.02	-0.05	2	2131	- 0.400 0.352 0.2
postroute_phys_opt_d	esign				-		-	-		-	<u> </u>
Tool Option Exploration	<i>a</i>										
<pre>vi_impl_1_1_ml_strat_1\$</pre>											
		postopt_tir	ming_summary_ml1.i	pt							

## Figure 214: Intelligent Design Run Reports Window

The following data is captured in an IDR:

- RQA score (captured throughout)
- Congestion (collected at post-place and initial route stages)
- Timing (collected at post-place, post-phys opt, and post-route stages only)

*Note*: When stages have not been run or no data is collected for a particular metric, it is represented with a hyphen (-).

**Note:** The timing numbers collected are typically estimates, and might differ slightly from running report\_timing\_summary.



The reports generated are fixed. There is no direct user control over the reports generated. Extra reports should be added using Tcl hooks. Alternatively, they can be generated after opening the checkpoints in the run directory. The equivalent text report is generated automatically in the top-level run directory. It has a fixed name of <code>idrTextReport.txt</code>.

## Intelligent Design Runs Recommendations for Non-Project Users

A Vivado project is required to use the Intelligent Design Runs feature. This is because of the run management required. The following instructions explain the easiest way to create a post-synthesis project. They are applicable to users of the following flows:

- Non-project implementation runs
- Synthesis using earlier versions of Vivado or third party synthesis tools

The easiest way to access the Intelligent Design Runs feature is to add a single full design DCP source to a post-synthesis project. This will provide the full netlist as well as all design constraints. When this project is created, the IDR can be launched following the steps in the Creating an Intelligent Design Run section.

1. Generate a single checkpoint from your existing implementation run. To do this, locate the opt\_design call in the implementation run Tcl script, and write a checkpoint before this stage. The following is an example:

```
write_checkpoint -force <PreOptDesign>.dcp
opt_design -directive Explore ; ## FOR EXAMPLE ONLY ##
```

Without user intervention, the earliest a full design checkpoint is written is after opt\_design. However, the ideal case is to write a checkpoint *before* opt\_design is run. In this case, a pre-opt\_design Tcl hook should be used to write the checkpoint. Add the write\_checkpoint line to a Tcl script and insert it either after init\_design (link\_design) or before opt\_design if there is a conflict:

```
add_files -fileset utils_1 -norecurse ./test.tcl
set_property STEPS.INIT_DESIGN.TCL.POST [get_files ./test.tcl -of
[get_fileset utils_1] ] [get_runs <ImplRun>]
## OR ##
set_property STEPS.OPT_DESIGN.TCL.PRE [get_files ./test.tcl -of
[get_fileset utils_1] ] [get_runs <ImplRun>]
```

2. When the checkpoint is available, create a post-synthesis project (this can be done easily using the Create Project wizard). The equivalent Tcl code for project creation is shown here:

```
create_project <ProjectName> <ProjectDirectory> -part <PartName>
set_property design_mode GateLvl [current_fileset]
add_files -norecurse <PreOptDesign>.dcp
```



For more information on setting up projects, refer to this link Vivado Design Suite User Guide: Design Flows Overview (UG892).

## **Supported Families and Design Flows**

The following table summarizes the supported device families and design flows for IDR in this release.

#### Table 19: IDR Support Summary

Item	Support Status
Supported Families	UltraScale, UltraScale+
Flows	Project Mode
DFX	No
Vitis	No

# Using the report\_design\_analysis Command

When timing closure is difficult to achieve or when you are trying to improve the overall performance of your application, you must review the main characteristics of your design after running synthesis and after any step of the implementation flow. It is relatively easy to gather the high-level metrics such as timing summary numbers (WNS/TNS/WHS/THS) (report\_timing\_summary) or various resource utilization numbers (report\_utilization, report\_clock\_utilization, report\_high\_fanout\_nets and report\_control\_sets). But it is more difficult to analyze and identify which particular aspect of your design is impacting a specific timing path and consequently the overall Quality of Result (QoR). The QoR analysis usually requires you to look at several global and local characteristics at the same time to figure out what is suboptimal in the design and the constraints, or which logic structure is not suitable for the target device architecture and implementation tools. The report\_design\_analysis command gathers logical, timing and physical characteristics in a few tables that can simplify the QoR root cause analysis.

**Note:** The report\_design\_analysis command does not report on the completeness and correctness of timing constraints. To verify your timing constraints, you must use the check\_timing and report\_exceptions commands, as well as the XDC and TIMING methodology DRCs. For more information on how to run these commands, see the corresponding sections:

- Report Timing Summary
- Report Exceptions

Two main categories of QoR problems are usually encountered:

• Timing Violations



• Congestion

## **Timing Violations**

While analyzing and fixing the worst timing violation usually helps the overall QoR improvement, you must also review the other critical paths as they often contribute to the timing closure challenge. You can use the following command to report the 50 worst setup timing paths:

report\_design\_analysis -max\_paths 50 -setup

The following figure shows an example of the Setup Path Characteristics table generated by this command.

Paths	Requirement	Path Delay	Logic Delay	Net Delay	Clock Skew	Slack	Clock Relationship	Logic Levels	Routes	Logical Path
Path #1	10.000			8.799(97%)			Safely Timed	I 0		FDRE FDCE
Path #2	10.000	9.079	0.223(3%)	8.856(97%)	-0.496	0.070	Safely Timed	I 0	1	FDRE FDCE
Path #3	10.000	9.079	0.223(3%)	8.856(97%)	-0.496	0.070	Safely Timed	I 0	1	FDRE FDCE
Path #4	10.000	9.189	0.223(3%)	8.966(97%)	-0.385	0.070	Safely Timed	I 0	1	FDRE FDCE
Path #5	10.000	9.189	0.223(3%)	8.966(97%)	-0.385	0.070	Safely Timed	I 0	1	FDRE FDCE
Path #6	10.000	9.156	0.223(3%)	8.933(97%)	-0.385	0.070	Safely Timed	I 0	1	FDRE FDCE
Path #7	10.000	9.156	0.223(3%)	8.933(97%)	-0.385	0.070	Safely Timed	I 0	1	FDRE FDPE
Path #8	10.000	8.921	0.223(3%)	8.698(97%)	-0.525	0.071	Safely Timed	I 0	1	FDRE FDRE
Path #9	10.000	8.899	0.223(3%)	8.676(97%)	-0.524	0.071	Safely Timed	I 0	1	FDRE FDRE
Path #10	10.000	8.899	0.223(3%)	8.676(97%)	-0.524	0.071	Safely Timed	I 0	1	FDRE FDRE
Path #11	10.000	8.936	0.223(3%)	8.713(97%)	-0.510	0.072	Safely Timed	I 0	1	FDRE FDSE
Path #12	10.000	8.936	0.223(3%)	8.713(97%)	-0.510	0.072	Safely Timed	I 0	1	FDRE FDSE
Path #13	10.000	8.982	0.223(3%)	8.759(97%)	-0.440	0.072	Safely Timed	I 0	1	FDRE FDSE
Path #14	10.000	9.015	0.223(3%)	8.792(97%)	-0.499	0.072	Safelv Timed	1 0	1	FDRE FDCE

#### Figure 215: Setup Path Characteristics

From the table, you can isolate which characteristics are introducing the timing violation for each path:

- High logic delay percentage (Logic Delay)
  - Are there many levels of logic? (Logic Levels)
  - Are there any constraints or attributes that prevent logic optimization? (Don't Touch, Mark Debug)
  - Does the path include a cell with high logic delay such as RAMB or DSP?
  - Is the path requirement too tight for the current path topology? (Requirement)
- High net delay percentage (Net Delay)
  - Are there any high fanout nets in the path? (High Fanout, Cumulative Fanout)
  - Are the cells assigned to several Pblocks that can be placed far apart? (PBlocks)
  - Are the cells placed far apart? (Bounding Box Size, Clock Region Distance)
  - For SSI devices, are there nets crossing SLR boundaries? (SLR Crossings)



- Are one or several net delay values a lot higher than expected while the placement seems correct? See the section on Congestion.
- Missing pipeline register in a RAMB or DSP cell (when present in the path)
  - <sup>o</sup> Check the path to see if pipeline register is enabled for RAMBs or DSP cells
- High skew (<-0.5 ns for setup and >0.5 ns for hold) (Clock Skew)
  - 。 Is it a clock domain crossing path? (Start Point Clock, End Point Clock)
  - Are the clocks synchronous or asynchronous? (Clock Relationship)
  - 。 Is the path crossing I/O columns? (IO Crossings)

For visualizing the details of the timing paths and their placement/routing in the Xilinx<sup>®</sup> Vivado<sup>®</sup> IDE, you must use the following command:

report\_timing -max\_paths 50 -setup -input\_pins -name worstSetupPaths

The paths are sorted by slack and appear in the same order as in the Setup Path Characteristics table (shown in the previous figure).

The report\_design\_analysis command also generates a Logic Level Distribution table for the worst 1000 paths that you can use to identify the presence of longer paths in the design. The longest paths are usually optimized first by the placer in order to meet timing, which will potentially degrade the placement quality of shorter paths. You must always try to eliminate the longer paths to improve the overall QoR. The following figure shows an example of the Logic Level Distribution for a design with only one clock.

#### Figure 216: Logic Level Distribution Table

2. Logic Level Distribution

+	+		÷	+		-+-		+		+		+		+-		+-		+			-+-		+	-+		+	+	+	+
End Point Clock	R	equirement	(	ומ	1	I	2	Ì	3	Ì	4	I	5	I	6	Ì.	7	8	3	9	Ì	10	11-15	I	16-20	21-25	26-30	1 3	31+
		.000ns														÷.,													
phyClk0_2	18	.000ns	(	ו מ	7	1	140	I.	138	I.	8	I.	198	I.	0	I.	0	1.0	0 1	0	1	0	1 0	1	0	I 0	I 0	Γ.	0
phyClk1_1	18	.000ns	(	וס	12	1	3	I.	93	I.	4	T	50	L	0	L	0	(	ומ	0	T	0	1 0	T	0	I 0	I 0	L	0
· –																											I 0	·	
+	+		+	+		-+-		+-		+-		-+-		+-		+-		+	+		-+-		+	-+		+	+	+	+

\* Columns represents the logic levels per end point clock

\*\* Distribution is for top worst 1000 paths

Based on what you find, you can improve the netlist by changing the RTL or using different synthesis options, or you can modify the timing and physical constraints.



## Congestion

The report\_design\_analysis command reports several congestion tables which show the congested area seen by the placer and router. You can generate these tables using the following command in the same Vivado tools session where the placer and router were run:

report\_design\_analysis -congestion

The following figure shows an example of the congestion tables which are equivalent to placer final and router initial congestion.

Discussion.			Window	Combined LUT									
Direction	i iype	Level	WINDOW	COMDITIED FOI	5   A#y LU	·	-+			•   Dar	LUUKAHEADO	3ML	
West	Short	5	(CLE W CORE X63Y189, CLE E CORE X80Y220	)   12	8	3.288 92%	0%	8.	0%   NA	NA	37%	0%	top(100%)
Router In:	itial Cor	ngestion											
		++		+	+		-+		+		+	+	

The names provided for the Module Names correspond to the hierarchical cells present in each reported Tile. You can retrieve the complete name using the following command:

get\_cells -hier <moduleName>

Once the hierarchical cells present in the congested area are identified, you can use congestion alleviating techniques to try reducing the overall design congestion.

# Identifying the Longest Logic Delay Paths in the Design

Timing paths correspond to logical paths in the design. Their delay is the accumulation of cell delays and net delays. The Vivado<sup>®</sup> synthesis and implementation tools are timing-driven and work on optimizing the worst violating paths of your design throughout the compilation flow. If accumulated cell delay for a path is equal to or higher than the timing requirement (for example, usually the clock period of the path), the design is unlikely to meet timing after implementation. Analyzing the logic delay is better than simply counting logic levels, because it shows what the worst paths are before estimated or routed net delays become a factor. The result of this analysis is a list of the worst timing paths before placement and routing, and without net delay.



It is important to identify the paths that are the worst in terms of timing and not necessarily levels of logic. For example, unregistered block RAM have very large clock to out delay, while a series of carry chains may have multiple levels of levels of logic, each with a small delay. You must analyze these paths carefully before implementation. There are three typical categories for these long delay paths:

- Block RAMs that do not take advantage of the embedded output register
- DSP Slices that are not pipelined
- Long logic paths

The most efficient method of identifying these long paths is to run a timing report post synthesis with the routing estimates set to none. This can be done by changing the Interconnect model to none in the Timer Settings tab of the Vivado IDE Timing Report dialog box, or by using the following Tcl command in the Tcl console or shell:

set\_delay\_model -interconnect none

Review the timing results to identify any failing paths. If there are paths that fail to meet timing without any routing delay, these paths will be impossible to meet timing with actual routing. These paths must be addressed immediately. Typically, these would have to be fixed in RTL, but the violations could also be due to missing synthesis attributes, or incorrect timing constraints. After implementing the changes, the design will have sufficient slack as shown in the following figure.

Name	Slack ^1	Levels	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Logic %	Net %	Requirement	Source Clock	Des
Constrained Pat	hs (12)												
V D phyClk1_1 (1)	0)												
🤸 Path 121	1.767	1	1	VStati[7]	usbE]/D	0.823	0.823	0.000	100.0	0.0	8.000	sysClk	phy
🤸 Path 122	1.786	1	1	LineSi[0]	usbE]/D	0.801	0.801	0.000	100.0	0.0	8.000	sysClk	phy
4 Path 123	1.786	1	1	VStati[3]	usbE]/D	0.792	0.792	0.000	100.0	0.0	8.000	sysClk	phy
4 Path 124	1.788	1	1	VStati[6]	usbE]/D	0.803	0.803	0.000	100.0	0.0	8.000	sysClk	phy
4 Path 125	1.795	1	1	LineSi[1]	usbE]/D	0.825	0.825	0.000	100.0	0.0	8.000	sysClk	phy
4 Path 126	1.796	1	1	VStati[0]	usbE]/D	0.804	0.804	0.000	100.0	0.0	8.000	sysClk	phy
4 Path 127	1.801	1	1	VStati[5]	usbE]/D	0.799	0.799	0.000	100.0	0.0	8.000	sysClk	phy
4 Path 128	1.809	1	1	VStati[2]	usbE]/D	0.792	0.792	0.000	100.0	0.0	8.000	sysClk	phy
4 Path 129	1.811	1	1	VStati[4]	usbE]/D	0.789	0.789	0.000	100.0	0.0	8.000	sysClk	phy
4 Path 130	1.813	1	1	VStati[1]	usbE]/D	0.787	0.787	0.000	100.0	0.0	8.000	sysClk	phy
→ Path 130		1	1	VStati[1]	usbE]/D	0.787	0.787	0.000	100.0	0.0	8.	.000	.000 sysClk
> 🗁 cpuClk_5 (10	)												

## Figure 218: Timing Report with 0 Interconnect



# **Identifying High Fanout Net Drivers**

High fanout nets often lead to implementation issues. As die sizes increase with each FPGA family, fanout problems also increase. It is often difficult to meet timing on nets that have many thousands of endpoints, especially if there is additional logic on the paths, or if they are driven from non-sequential cells, such as LUTs or distributed RAMs.

Many times, designers address the high fanout nets in RTL or synthesis by using a global fanout limit or a MAX\_FANOUT attribute on a specific net. Physical optimization (phys\_opt\_design) automatically replicates the high fanout net drivers based on slack and placement information, and usually significantly improves timing. Xilinx recommends that you drive high fanout nets with a fabric register (FD\*), which is easier to replicate and relocate during physical optimization. It is important to look at the list of high fanout signals post synthesis as well as post physical optimization. The command to identify these nets is report\_high\_fanout\_nets.

Once the report has been generated, the timing through the high fanout nets and corresponding schematic can be reviewed. This report does not list clocks as the high fanout driver. If a BUFG is in the Driver Type column, this BUFG is driving logic and possibly also clock pins.

```
### Report the high fanout net
report_high_fanout_nets -load_types -max_nets 100
### Report timing through specific high fanout net
report_timing -through [get_nets I_GLOBAL_RST_N_i] -name high_fanout_1
```

Following is an example of a design in which phys\_opt\_design was able to reduce the fanout:

Post Place Checkpoint: report\_high\_fanout\_nets

```
| Fanout | Driver Type | Net Name
| 2945 | FDRE | u_WL_RRH_4x4_80_RX/u_DDC/ddc_4rx_80mhz_8ch_1te_10_x0/ch_filt_d96e63fa22/ch_filt/fr_cmplr_v6_2_19
```

**TIP:** Use of *-timing* and *-load\_types* option with the *report\_high\_fanout\_nets* command also shows the delay and the various types of loads for the high-fanout nets.

The Timing Report for that net post physical optimization is:



#### Figure 219: Timing Report Example

Name	Path 1				
Slack.	0.741ns				
Source	U_WL_RRH_4)	(4_80_RX)	/u_DDC/ddc_4	irx_80mhz_8ch_Ite_10_	x0/ch_filt_d96e63fa22/ch_filt/fr_cmplr_v6_2_194bc1bcc0cee8f0_instance/blk00000003/blk000000
Destination	U_WL_RRH_4)	(4_80_RX)	/u_DDC/ddc_4	Arx_80mhz_8ch_Ite_10_	x0/ch_filt_d96e63fa22/ch_filt/fr_cmplr_v6_2_194bc1bcc0cee8f0_instance/blk00000003/blk000000
Path Group	sys_clk				
Path Type	Setup (Max at SI	ow Process	s Corner)		
Requirement	2.035ns				
Data Path Delay	0.995ns (logic 0	223ns (2	2.41230 rout	e 0.772ns (77.588%)	
Logic Levels	0				
Clock Path Skew	0.012ns				
Clock Uncertainty	0.035ns				
Source Clock Pati	h				
Data Path					
Delay Type	1000	Delay	Cumulative	Location	Logical Resource
EDRE (Prop_fdre_)	(.0)	(r) 0.223	4.149	Site: SUCE_X133Y377	u_WL_RRH_4x4_80_RX/u_DDC/ddc_4rx_80mhz_8ch_tte_10_x0/ch_fit_d96e63fa22/ch_fit/fr_cmg
and March 1971 and	nated)	0.772	4.921		
net (10 = 404, estin				States States and About the	The use point due on over postidide des possion deb by the shirt of defendation the factor
net (fo=464, estin	1			Site: SUCE_X142Y389	u_WL_RRH_4x4_80_RX/u_DDC/ddc_4rx_80mhz_8ch_He_10_x0/ch_filt_d96e63fa22/ch_filt/fr_cmp

Destination Clock Path

The fanout on that particular net was reduced from 2945 down to 464. More importantly, the reduction in fanout improved the timing (on this particular path the improvement was over 1 ns).

The FLAT\_PIN\_COUNT property of each net indicates the number of leaf cells connected to this net throughout the design hierarchy. Use the get\_property command to extract the FLAT\_PIN\_COUNT property:

```
get_property FLAT_PIN_COUNT [get_nets my_hfn]
```

**TIP:** You can use Tcl scripting to create additional reports for the paths that propagate through any particular high fanout net.

# Determining if Hold-Fixing is Negatively Impacting the Design

The Vivado Design Suite router prioritizes fixing hold over setup. This is because your design may work in the lab if you are failing setup by a small amount. There is always the option of lowering the clock frequency. If you have hold violations, the design will most likely not work.

In most cases, the router can meet the hold timing without affecting the setup. In some cases (mostly due to errors in the design or the constraints), the setup time will be significantly affected. Improper hold checks are often caused by improper set\_multicycle\_path constraints in which the -hold was not specified. In other cases, large hold requirements are due to excessive clock skew. In this case, Xilinx recommends that you review the clocking architecture for that particular circuit. For more information, see this link in the UltraFast Design Methodology Guide for Xilinx FPGAs and SoCs (UG949).



This may occur if your design meets setup timing post placement, but fails setup post route. You can utilize the <code>report\_design\_analysis</code> command with the <code>-show\_all</code> option to view path delay due to routing detours added by the router to fix hold violations. The following figure shows an example of report\_design\_analysis report with the Hold Fix Detour column indicating the delay (in ps) added to the timing path by the router due to hold fixing.

Figure 220: Report Design Analysis with Hold Fix Detour

Paths	Re	quirement	Path Delay	Logic Delay	Net Delay	Clock Skew	Slack	+   Hold Fix Detour +	Combir
Path #1		2.034			1.679(92%)		-0.118		
Path #2	I	2.034	1.813	0.134(8%)	1.679(92%)	-0.179	-0.118	467	
Path #3	I.	2.034	1.813	0.134(8%)	1.679(92%)	-0.179	-0.118	467	
Path #4	I	2.034	1.813	0.134(8%)	1.679(92%)	-0.179	-0.118	467	
Path #5	I	2.034	1.853	0.135(8%)	1.718(92%)	-0.256	-0.117	567	l
Path #6	I	2.034	1.811	0.134(8%)	1.677(92%)	-0.179	-0.117	466	I

**TIP:** Analyze the estimated hold timing post place and identify any unusually large hold violations (over 500ps).

If you suspect that hold fixing is affecting timing closure, you can use one of the following to determine if this is the case:

- Method 1: Routing without hold fixing
- Method 2: Run report\_timing -min on Worst Failing Setup Path

## Method 1: Routing without hold fixing

- 1. Read the post-placed checkpoint into Vivado Design Suite.
- 2. Add a constraint to disable all hold checking:

```
set_false_path -hold -to [all_clocks]
```

**CAUTION!** This constraint is for test purposes only. Never do this for designs that will be put into production or delivered to another designer. You must remove this constraint before the production design.

3. Run route\_design and report\_timing\_summary.

If there is a significant difference between the WNS with and without the hold checks, the hold violations might be too large, and the setup paths are being affected.



## Method 2: Run report\_timing -min on Worst Failing Setup Path

To determine whether the worst failing setup path is due to hold fixing, review the hold timing of that path. In the Vivado IDE, right click and report timing on source to destination. As opposed to doing the setup timing analysis, it is important to look at the hold timing. Once you have the hold report, verify the requirement and ensure that additional delay was not added on the path to be able to meet hold.

cl Console Messages Log Re	ports	Package Pin	S	Design R	uns	Power	Tin	ning	×	Methodology	DR	С
Q		Q   -   1		\$_ Л	1   0	Inter	Cloci	c Path	s - u	sbClk_3 to phy	Clk0_	2 - 9
> 🖴 fftClk_0 to cpuClk_5	^	Name	Sla	ck \land 1	Lev	High Fa	an	From				
> 🗁 phyClk0_2 to cpuClk_5		🤸 Path 425	-	0.046	2		012	uchE	inaia	olluch roal		WRC
> hyClk1_1 to cpuClk_5	🤸 Path 426		Path P	roperti	es				Ctrl+E		RC	
> 🗁 usbClk_3 to cpuClk_5	🤸 Path 427		Elide Setting					+	RC			
> 🗁 wbClk_4 to cpuClk_5		🤸 Path 428		Unpla	се					Ctrl+U		RC
> 🗁 wbClk_4 to fftClk_0		🤸 Path 429		Fix Ce	lls							RC
> 🗁 sysClk to phyClk0_2	🤸 Path 430		Unfix (	Cells							RC	
~ 🔤 usbClk_3 to phyClk0_2		Ъ Path 431		_								RC
Setup 0.845 ns (10)		🤸 Path 432		Floorp	lanning						•	RC
Hold 0.073 ns (10)		Ъ Path 433	1	Select	Leaf C	ells				Ctrl+S	hift+S	RC
> wbClk_4 to phyClk0_2		Ъ Path 434	1	Select	Leaf C	ell Parent	s					RC
> SysCik to phyCik1_1				Highli	nht						Þ	
> asbClk_3 to phyClk1_1			-	Unhig								
> wbClk_4 to phyClk1_1					Inigin							
> hyClk0_2 to usbClk_3			♦	Mark							•	
> phyClk1_1 to usbClk_3				Unma	rk					Ctrl+S	hift+M	
> wbClk_4 to usbClk_3				Highli	ght Non	-Reused					Þ	
> SysClk to wbClk_4			ы	Schen	natic					F4		
> a cpuClk_5 to wbClk_4			2	View F	ath Re	port						
> = fftClk_0 to wbClk_4						, a on Sour	ce to l	Destin	ation	1	N	
> hyClk0_2 to wbClk_4									2.001		S	
> D upbClk1_1 to wbClk_4					lse Pat						•	
IsbClk_3 to wbClk_4 Other Path Groups				Set Mu	ulticycle	Path					Þ	
User Ignored Paths				Set Ma	aximum	Delay					Þ	
Unconstrained Paths				Export	to Spre	adsheet.						
Timing Summary - impl_1 (saved) ×		<										

Figure 221: Running Timing Report on Specific Paths

# **Quickly Analyzing All Failing Paths**

The report\_timing\_summary command is a powerful tool for determining all the timing information for your design. Sometimes it is beneficial to simply look at all of the failing paths in a single report. The command below works from the command line or from within the IDE.

report\_timing -max\_paths 100 -slack\_less\_than 0 -name worse\_100\_setup



**TIP:** When using the IDE, you can export the timing results to a spreadsheet to do more comprehensive analysis of the failing paths.

The command above reports the top 100 failing paths. If there are less than 100 failing paths, only the failing paths are reported because of the  $-slack_less_than 0$  option. Reviewing the failing paths in a single list helps to quickly identify the order of magnitude differences among the failing paths.

For example, the WNS could be -3 ns, which affects a few paths, but then the next WNS in the list could be at -300 ps or better.

By default, when you analyze timing failures, you see the single worst timing path per endpoint. There are generally many similar paths for the common failing endpoint.

To review all worst paths for a single endpoint, use the <code>-nworst</code> option with the <code>report\_timing</code> command. For example, run the following command to see all paths leading to the worst case failing endpoint (assuming there are less than 100):

report\_timing -max\_paths 100 -nworst 100

Reviewing all the worst paths may yield considerable data. To minimize the amount of data to analyze, you can review only the unique portions of paths by using the <code>-unique\_pins</code> option with the <code>report\_timing</code> command. This provides a single path for each unique combination of pins through the timing path. For example:

report\_timing -max\_paths 100 -nworst 100 -unique\_pins

# Floorplanning

This section discusses Floorplanning and includes:

- About Floorplanning
- Understanding Floorplanning Basics
- Using Pblock-Based Floorplanning
- Locking Specific Logic to Device Sites
- Floorplanning With Stacked Silicon Interconnect (SSI) Devices

## About Floorplanning

Floorplanning can help a design meet timing. Xilinx recommends that you floorplan when a design does not meet timing consistently, or has never met timing. Floorplanning is also helpful when you are working with design teams, and consistency is most important.



Floorplanning can improve the setup slack (TNS, WNS) by reducing the average route delay. During implementation, the timing engine works on resolving the worst setup violations and all the hold violations. Floorplanning can only improve setup slack.

Manual floorplanning is easiest when the netlist has hierarchy. Design analysis is much slower when synthesis flattens the entire netlist. Set up synthesis to generate a hierarchical netlist. For Vivado synthesis use:

• synth\_design -flatten\_hierarchy rebuilt

or

• The Vivado Synthesis Defaults strategy

Large hierarchical blocks with intertwined logical paths can be difficult to analyze. It is easier to analyze a design in which separate logical structures are in lower sub-hierarchies. Consider registering all the outputs of a hierarchical module. It is difficult to analyze the placement of paths that trace through multiple hierarchical blocks.

## **Understanding Floorplanning Basics**

Not every design will always meet timing. You may have to guide the tools to a solution. Floorplanning allows you to guide the tools, either through high-level hierarchy layout, or through detailed gate placement.

You will achieve the greatest improvements by fixing the worst problems or the most common problems. For example if there are outlier paths that have significantly worse slack, or high levels of logic, fix those paths first. The **Reports**  $\rightarrow$  **Timing**  $\rightarrow$  **Create Slack Histogram** command can provide a view of outlier paths. Alternatively, if the same timing endpoint appears in several negative slack paths, improving one of the paths might result in similar improvements for the other paths on that endpoint.

Consider floorplanning to increase performance by reducing route delay or increasing logic density on a non-critical block. Logic density is a measure of how tightly the logic is packed onto the chip.

Floorplanning can help you meet a higher clock frequency and improve consistency in the results. There are multiple approaches to floorplanning, each with its advantages and disadvantages.

## **Detailed Gate-Level Floorplanning**

Detailed gate-level floorplanning involves placing individual leaf cells in specific sites on the device.

## Advantages of Detailed Gate-Level Floorplanning

• Detailed gate-level floorplanning works with hand routing nets.



• Detailed gate-level floorplanning can extract the most performance out of the device.

## **Disadvantages of Detailed Gate-Level Floorplanning**


- Detailed gate-level floorplanning is time consuming.
- Detailed gate-level floorplanning requires extensive knowledge of the device and design.
- Detailed gate-level floorplanning may need to be redone if the netlist changes.

**RECOMMENDED:** Use detailed gate-level floorplanning as a last resort.

## Information Reuse

Reuse information from a design that met timing. Use this flow if the design does not consistently meet timing. To reuse information:

- 1. Open two implementation runs:
  - a. One for a run that is meeting timing.
  - b. One for a run that is not meeting timing.



- 2. Look for the differences between the two designs.
  - a. Identify some failing timing paths from report\_timing\_summary.
  - b. On the design that is meeting timing, run report\_timing in min\_max mode to time those same paths on the design that meets timing.
- 3. Compare the timing results:
  - a. Clock skew
  - b. Datapath delay
  - c. Placement
  - d. Route delays
- 4. If there are differences in the amount of logic delay between path end points, revisit the synthesis runs.

## Review I/O and Cell Placement

Review the placement of the cells in the design. Compare two I/O reports to review the I/O placement and I/O standards. Make sure all the I/Os are placed. A simple search finds all I/Os without fixed placement as shown in the following figure.



Figure 222: I/O Is Not Fixed

Find					×
Find objects in the	e current design or device by filte	ring Tcl properties and ob	jects.		4
R <u>e</u> sult name:	find_1				
<u>F</u> ind:	Cells 🗸				
Properties					
	PRIMITIVE_TYPE ~	is 🗸	ю		~
AND 🗸	STATUS 🗸	is not 🗸 🗸	FIXED	~	
<					>
<u>R</u> egular exp	ression 🗌 Ignore case 🗹 Se	arch hierarchically			
Of o <u>bj</u> ects:					
Command: sh	ow_objects -name find_1 [get_c	ells -hierarchical -filter { P	RIMITIVE_TYPE =	~ IO.*.* && STATUS != "F	IXED" }]
✓ <u>O</u> pen in a ne	ew tab				
?				ОК	Cancel

If clock skew has changed between the runs, consider re-using the clock primitive placement from the run that met timing. The Clock Utilization Report lists the placement of the clock tree drivers, as shown in the following figure.

Figure 223: Clock Locations

Clock Utilization Report - impl_1	_ D @ X
C:/Data/Vivado_Tutorial/project_cpu_hdl_tutorial/project_cpu_hdl_tutorial.runs/impl_1/top_clock_utilization_routed.rpt	×
Q,   🔐   ←   →   Ϫ   🖻   🛍   //   🎟   ♀	Read-only
564	
565	
566 # Location of BUFG Primitives	
567 ; set_property LOC BUFGCTRL_X0Y19 [get_cells mgtEngine/gt_usrclk_source/txoutclk_bufg3_i	]
568 set_property LOC BUFGCTRL_X0Y18 [get_cells mgtEngine/gt_usrclk_source/txoutclk_bufg2_i	]
569 set_property LOC BUFGCTRL_X0Y17 [get_cells mgtEngine/gt_usrclk_source/txoutclk_bufg1_i	]
570   set_property LOC BUFGCTRL_X0Y16 [get_cells mgtEngine/gt_usrclk_source/txoutclk_bufg0_i	]
571 set_property LOC BUFGCTRL_X0Y0 [get_cells mgtEngine/gt_usrclk_source/bufg_inst]	
572 set_property LOC BUFGCTRL_X0Y5 [get_cells clkgen/clkout3_buf]	
573 set_property LOC BUFGCTRL_X0Y2 [get_cells clkgen/clkout5_buf]	
574 set_property LOC BUFGCTRL_XOY1 [get_cells clkgen/clkout4_buf]	
575 set_property LOC BUFGCTRL_XOY6 [get_cells clkgen/clkout6_buf]	
576 set property LOC BUFGCTRL XOY3 [get cells clkgen/clkoutl buf]	
577   set property LOC BUFGCTRL_XOY7 [get_cells clkgen/clkf_buf]	
578 set property LOC BUFGCTRL X0Y4 [get cells clkgen/clkout2 buf]	
579	
	>

The LOC constraints can easily be copied into your XDC constraints file.



Many designs have met timing by reusing the placement of the Block RAMs and DSPs. Select Edit > Find to list the instances.

🍌 Find					×
Find objects in the	e current design or device by filter	ing Tcl properties and obje	ects.		4
	find_1 😒 Cells 🗸				
Properties					
	PRIMITIVE_TYPE ~	is 🗸 🗸	BMEM	~ -	+-
OR 🗸	PRIMITIVE_TYPE ~	is 🗸	MULT	~ -	+
<u>R</u> egular expr	ession 🗌 Ignore case 🗹 Sea	rch hierarchically			
Of o <u>bj</u> ects:					
Command: she	ow_objects -name find_1 [get_ce	lls -hierarchical -filter { PR	IMITIVE_TYPE =~ BMEM.*.*    PRI	MITIVE_TYPE =~ MULT.*	.* }]
✓ Open in a ne	w tab				
?				ОК	Cancel

Figure 224: DSP or RAM

#### Adding Placement Constraints

Fix the logic to add the placement constraints to your XDC.

- 1. Select the macros from the find results.
- 2. Right click and select Fix Cells (shown in the following figure).



Find Results					
Q 片 🖏 0 C					
Name			Cell	Cell Pin Co	
💷 fftEngine/fftInst/arnd1/transformLoop[7].ct/xOutReg_reg			DSP48E1	417	
ftEngine/ftInst/arnd1/transformLoop[7].ct/xOutStepReg_reg			DSP48E1	417	
fftEngine/fftInst/arnd2/ct0/xOutReg_reg	_			417	
ftEngine/ftInst/arnd2/ct0/xOutStepReg_reg		Cell Prope	rties	Ctrl+E	
ftEngine/ftInst/arnd2/ct1/xOutReg_reg		Unplace		Ctrl+U	
fftEngine/fftInst/arnd2/ct1/xOutStepReg_reg		Floorplann	ing		Þ
fftEngine/fftInst/arnd2/ct2/xOutReg_reg		Select Lea	f Collo	Ctrl+Shift	
fftEngine/fftInst/arnd2/ct2/xOutStepReg_reg					
fftEngine/fftInst/arnd2/ct3/xOutReg_reg		Select Lea	f Cell Parent	6	
fftEngine/fftInst/arnd2/ct3/xOutStepReg_reg	<u>\$</u>	Highlight Leaf Cells ▶			
fftEngine/fftInst/arnd2/ct4/xOutReg_reg		Unhighligh	nt Leaf Cells		
fftEngine/fftInst/arnd2/ct4/xOutStepReg_reg	🔦 Highligh			+	
fftEngine/fftInst/arnd2/ct5/xOutReg_reg		Unhighligh	nt		
fftEngine/fftInst/arnd2/ct5/xOutStepReg_reg	\$	Mark			►
fftEngine/fftInst/arnd2/ct6/xOutReg_reg	L .	Unmark		Ctrl+Shift	+M
fftEngine/fftInst/arnd2/ct6/xOutStepReg_reg	-				
fftEngine/fftInst/arnd2/ct7/xOutReg_reg		Fix (ဇန္ဒူန			
fftEngine/fftInst/arnd2/ct7/xOutStepReg_reg		Unfix Cells			
fftEngine/fftInst/arnd3/transformLoop[0].ct0/xOutReg_reg	H.	Schematic		F4	
fftEngine/fftInst/arnd3/transformLoop[0].ct0/xOutStepReg_reg	1	Show Con	nectivity	Ctrl+T	
fftEngine/fftInst/arnd3/transformLoop[0].ct1/xOutReg_reg	1	Go to Sour	'Ce	F7	
💷 fftEngine/fftInst/arnd3/transformLoop[0].ct1/xOutStepReg_reg	1				
Cells - find_1 (186)	1	Export to S	preadsheet		

**RECOMMENDED:** Analyze the placement based on hierarchy name and highlight before fixing the placement.

#### **Reusing Placement**

It is fairly easy to reuse the placement of I/Os, Global Clock Resources, Block RAM macros, and DSP macros. Re-using this placement helps to reduce the variability in results from one netlist revision to the next. These primitives generally have stable names. The placement is usually easy to maintain.

**TIP:** Do not reuse the placement of general slice logic. Do not reuse the placement for sections of the design that are likely to change.

#### **Reusing Placement with Incremental Compile**

Incremental Compile allows reuse of place and route data from a previous run. To set it up, simply reference an existing placed or routed DSP before place\_design. It is possible to reuse a full design, a hierarchy level, or a cell type like DSPs or block RAMs. Incremental Compile also automatically handles changes made to parts of a design.

For more information, see the Vivado Design Suite User Guide: Implementation (UG904).



#### Floorplanning Techniques

Consider gate-level floorplanning for a design that has never met timing, and in which changing the netlist or the constraints are not good options.

**RECOMMENDED:** Try hierarchical floorplanning before considering gate level floorplanning.

#### **Hierarchical Floorplanning**

Hierarchical floorplanning allows you to place one or more levels of hierarchy in a region on the chip. This region provides guidance to the placer at a global level, and the placer does the detailed placement. Hierarchical floorplanning has the following advantages over gate-level floorplanning:

- Hierarchical floorplan creation is fast compared to gate-level floorplanning. A good floorplan can improve timing. The floorplan is resistant to design change.
- The level of hierarchy acts as a container for all the gates. It will generally work if the netlist changes.

In hierarchical floorplanning:

- Identify the lower levels of hierarchy that contain the critical path.
- Use the top level floorplan to identify where to place them.
- Implementation places individual cells.
- Has comprehensive knowledge of the cells and timing paths.
- Generally does a good job of fine grain placement.

#### **Manual Cell Placement**

Manual cell placement can obtain the best performance from a device. When using this technique, designers generally use it only on a small block of the design. They may hand place a small amount of logic around a high speed I/O interface, or hand place Block RAMs and DSPs. Manual placement can be slow.

All floorplanning techniques can require significant engineering time. They might require floorplan iterations. If any of the cell names change, the floorplan constraints must be updated.

When floorplanning, you should have an idea of final pinout. It is useful to have the I/Os fixed. The I/Os can provide anchor points for starting the floorplan. Logic that communicates to I/Os migrates towards the fixed pins.

**TIP:** Place blocks that communicate with I/Os near their I/Os. If the pinout is pulling a block apart, consider pinout or RTL modification.






Figure 225: I/O Components Pulling Design Apart

The floorplan shown in the previous figure might not help timing. Consider splitting the block apart, changing the source code, or constraining only the Block RAMs and DSPs. Also consider unplacing I/O registers if external timing requirements allow.

The Pblock mentioned in this section is represented by the XDC constraints:

```
create_pblock Pblock_usbEngine
add_cells_to_pblock [get_pblocks Pblock_usbEngine] [get_cells -quiet [list
usbEngine1]]
resize_pblock [get_pblocks Pblock_usbEngine] -add
{SLICE_X8Y105:SLICE_X23Y149}
```



```
resize_pblock [get_pblocks Pblock_usbEngine] -add {DSP48_X0Y42:DSP48_X1Y59}
resize_pblock [get_pblocks Pblock_usbEngine] -add
{RAMB18_X0Y42:RAMB18_X1Y59}
resize_pblock [get_pblocks Pblock_usbEngine] -add
{RAMB36_X0Y21:RAMB36_X1Y29}
```

The first line creates the Pblock. The second line (add\_cells\_to\_pblock) assigns the level of hierarchy to the Pblock. There are four resource types (SLICE, DSP48, RAMB18, RAMB36) each with its own grid. Logic that is not constrained by a grid can go anywhere in the device. To constrain just the Block RAMs in the level of hierarchy, disable the other Pblock grids.

Pblock Pro	perties			? _ [		7	×
pblock_	usbEngine1			←   -	•	1	\$
Name:		pblock_	usbEngin	e1 (	3		
Parent:		ROOT	$\sim$				
Number	of assigned cel	ls: 1					
Grid Ran	ge						
C	LOCKREGION						
S	LICE						
🗆 D	SP48						
🗹 R	AMB18	RAMB18_X	0Y42:RAM	B18_X1Y59			
✓ R	AMB36	RAMB36_X	0Y21:RAM	B36_X1Y29			
General	Properties	Statistics	Cells	Connectivity	4	▶	Ξ

#### Figure 226: Pblock Grids

The resulting XDC commands define the simplified Pblock:

```
create_pblock Pblock_usbEngine
add_cells_to_pblock [get_pblocks Pblock_usbEngine] [get_cells -quiet [list
usbEngine1]]
resize_pblock [get_pblocks Pblock_usbEngine] -add
{RAMB18_X0Y42:RAMB18_X1Y59}
resize_pblock [get_pblocks Pblock_usbEngine] -add
{RAMB36_X0Y21:RAMB36_X1Y29}
```

The Block RAMs are constrained in the device, but the slice logic is free to be placed anywhere on the device.

**TIP:** When placing Pblocks, be careful not to floorplan hierarchy in such a manner that it crosses the central config block.






Figure 227: Avoiding the Config Block

# **Using Pblock-Based Floorplanning**

When you integrate RTL into a design, it helps to visualize the design inside the device. Graphically seeing how the blocks interconnect between themselves and the I/O pinout after synthesis helps you to understand your design.


To view the interconnect, generate a top level floorplan using Pblocks on upper levels of hierarchy. To break apart the top level RTL into Pblocks, select **Tools**  $\rightarrow$  **Floorplanning**  $\rightarrow$  **Auto Create Pblocks**.

To place the blocks in the device, select **Tools**  $\rightarrow$  **Floorplanning**  $\rightarrow$  **Place Pblocks**. The tool sizes the Pblocks based on the slice count and target utilization.

Pblocks can be more than one hundred percent full during analysis, but not during implementation. Overfilling the Pblock makes them smaller on the device. This is a useful technique for getting an overview of the relative size of your design top-level blocks, and how they will occupy the device.



Figure 228: Place Pblocks Utilization




#### **Top-Level Floorplan**

The top-level floorplan shows which blocks communicate with I/Os (green lines). Nets connecting two Pblocks are bundled together. The bundles change size and color based on the number of shared nets. Two top-level floorplans are shown in the following figures.

The Data Path Top Level Floorplan shows how the data flows between the top-level blocks of the design. Each block communicates only with two neighbors. The green lines show well-placed I/Os that communicate with a single block.








#### Figure 229: Data Path Top Level Floorplan

The Control Path Floorplan displays a design in which all the blocks communicate with a central block. The largest connection is between the central block and the block in the bottom right. The central block must spread out around the design to communicate with all the other loads.







#### Figure 230: Control Path Floorplan

#### **Reviewing the Floorplan**

Consider device resources when reviewing the floorplan. The Pblock sizing does not take into account specialized device resources such as:

- Block RAM
- DSPs
- MGTs
- ClockBuffers

**TIP:** Review the blocks with the floorplan and utilization in mind.





# Locking Specific Logic to Device Sites

You can place cells on specific locations on the FPGA, such as placing all the I/O ports on a Xilinx 7 series FPGA design. Xilinx recommends that you place the I/Os before attempting to close timing.

The I/O placement can impact the cell placement in the FPGA fabric. Hand placing other cells in the fabric can help provide some consistency to clock logic and macro placement, with the goal of more consistent implementation runs.

#### Table 20: Constraints Used to Place Logic

Constraint	Use	Notes
LOC	Places a gate or macro at a specific site.	SLICE sites have subsites called BEL sites.
BEL	Specifies the subsite in the slice to use for a basic element.	

#### Fixed and Unfixed Cells

Fixed and Unfixed apply to placed cells. They describe the way in which the Vivado tools view placed cells in the design.

For more information about Fixed and Unfixed Cells, refer to this link in the Vivado Design Suite User Guide: Implementation (UG904).

**RECOMMENDED:** After the I/Os are placed, use a hierarchical Pblock floorplan as a starting point for user-controlled placement. Hand placing logic should be used when Pblocks have been found not to work.

# Floorplanning With Stacked Silicon Interconnect (SSI) Devices

There are extra considerations for Stacked Silicon Interconnect (SSI) parts. The SSI parts are made of multiple Super Logic Regions (SLRs), joined by an interposer. The interposer connections are called Super Long Lines (SLLs). There is some delay penalty when crossing from one SLR to another.

Keep the SLRs in mind when structuring the design, generating a pinout, and floorplanning. Minimize SLL crossings by keeping logic cells of critical timing paths inside a single SLR.





Figure 231: Minimize SLR Crossings

The I/Os must be placed in the same SLR as the relevant I/O interface circuitry. You must also carefully consider clock placement when laying out logic for SSI parts.

**RECOMMENDED:** Let the placer try an automatic placement of the logic into the SSI parts before doing extensive partitioning. Analyzing the automatic placement may suggest floorplanning approaches you were not considering.



Chapter 9

# Performing NoC Quality of Service Analysis in Versal Devices

# Introduction to QoS Analysis using the QoS Report in Vivado

The Quality of Service (QoS) Report in Vivado<sup>®</sup> compares the estimated QoS from the current Network on Chip (NoC) solution generated by the NoC Compiler to the QoS Requirements specified in the AXI NoC IP and/or the AXI4-Stream NoC IP. If at any time the NoC solution becomes out-of-date, it is required to call the NoC Compiler and generate a new NoC solution to update the QoS Report. The QoS Report will show in its banner that it is out-of-date (see the following figure). Clicking the Update link will call the NoC Compiler to regenerate the NoC solution.

Figure 232: Vivado NoC QoS Report that is out-of-date

Tcl Console   Messages   Log	Reports	Design Runs 🛛 N	oC QoS 🛛 🗙					
🔍 🛛 🛬 🛛 🌲 🔷 🖌 All QoS requ	irements met							
NoC solution is out-of-date. Upda	ite							
Name	Traffic Class Read	Read Bandwidth Required (MB/s)	Read Bandwidth Estimate (MB/s)	Read Latency Estimate (cycles)	Traffic Class Write	Write Bandwidth Required (MB/s)	Write Bandwidth Estimate (MB/s)	Write Latency Estimate (cycles)
axi_noc_0/inst/S00_AXI_nmu								
📒 axi_noc_0/inst/M00_AXI_nsu	Best Effort	5	5 (0)	26	Best Effort	5	5 (0)	26
axi_noc_0/inst/S01_AXI_nmu								
axi_noc_0/inst/M01_AXI_nsu	Best Effort	5	5 (0)	26	Best Effort	5	5 (0)	26

*Note*: In IP integrator, the validate\_bd\_design Tcl Command can be used to update the NoC solution and in the Implementation Tools/Flows the update\_noc\_gos Tcl command can be used.

Actions that can cause the NoC solution to become out-of-date include:

- In IPI:
  - Updates to the AXI NoC IP QoS Requirements in IPI
  - Changes to the IPI Block Design
  - Changes to the NoC Master Unit/NoC Slave Unit (NMU/NSU) assignments in the NoC view



- In Implementation Tools/Flow:
  - Unplacing NMU/NSU instances
  - 。 XDC physical constraints impacting NMU/NSU placement
  - Changes to logical net connections to NMU/NSU

For each connection specified in the NoC, the NoC QoS report reports the following information for both Read and Write Transactions:

- Traffic Class: The traffic class specified on the NoC in IPI for the connection
- Bandwidth Required: The bandwidth specified in MegaBytes per second on the NoC IPI for the connection
- Bandwidth Estimate: The bandwidth estimated in MegaBytes per second by the NoC Compiler for the current NoC solution
- Latency Estimate: The structural latency estimated in NoC Clock Cycles by the NoC Compiler for the current NoC solution

IMPORTANT! There are two very important items to note for the Latency Estimate in the QoS Report. The Latency Estimate is a structural latency, not a dynamic latency. It reports the minimum round-trip time for a transaction. The Latency Estimate is measured in NoC Clock Cycles in the QoS report whereas the Xilinx Performance Traffic Generator IP reports Latency in AXI Clock Cycles in simulation. Due to the structural estimates of the QoS Report in Vivado, it is required that your design be validated with actual traffic stimulus for design signoff.

# Vivado NoC QoS Reporting Examples


The following example shows a portion of an IPI Design with two AXI Traffic Generators and two AXI block RAM Controllers along with associated embedded memory. This example is used to show how you can adjust your datawidth and PL clock frequency to achieve the same bandwidth. The axi\_traffic\_gen\_64, axi\_bram\_ctrl\_64, and emb\_mem\_gen\_64 all have 64-bit datawidths and connect to the 200 Mhz clock highlighted in green. The axi\_traffic\_gen\_128, axi\_bram\_ctrl\_128, and emb\_mem\_gen\_128 all have 128-bit datawidths and connect to the 100 Mhz clock highlighted in purple.

The axi\_traffic\_gen\_64 has a connection through the NoC to the axi\_bram\_ctrl\_64 while the axi\_traffic\_gen\_128 has a connection through the NoC to the axi\_bram\_ctrl\_128.

The required bandwidth for both read/write on each connection has been set to 1000 MB/sec on the NoC.



#### Figure 233: Example IPI Block Design



The initial NoC Solution after the design is validated in IPI is shown in the following figure and each NoC Connection is routed through the horizontal NoC.

# Processing System

#### Figure 234: Initial NoC Solution


The QoS Report (see the following figure) shows that the bandwidth requirements have been met and each connection is reporting a structural latency of 26 NoC Clock Cycles.

#### Figure 235: Initial NoC QoS Report

Tcl Console Messages Log	Reports	Design Runs 🛛 🛚	oC QoS 🛛 🗙					
Q 😤 🖨 ✓ All QoS requirements met								
Name	Traffic Class Read	Read Bandwidth Required (MB/s)	Read Bandwidth Estimate (MB/s)	Read Latency Estimate (cycles)	Traffic Class Write	Write Bandwidth Required (MB/s)	Write Bandwidth Estimate (MB/s)	Write Latency Estimate (cycles)
axi_noc_0/inst/S00_AXI_nmu								
📒 axi_noc_0/inst/M00_AXI_nsu	Best Effort	1000	1000 (0)	26	Best Effort	1000	1000(0)	26
axi_noc_0/inst/S01_AXI_nmu								
📒 axi_noc_0/inst/M01_AXI_nsu	Best Effort	1000	1000 (0)	26	Best Effort	1000	1000(0)	26



The NoC View in IPI allows for NMU/NSU assignment and the NoC solution can be updated to observe the changes in the QoS Report. The axi\_noc\_0/inst/M01\_AXI\_nsu has been moved in the NoC view away from the axi\_noc\_0/inst/S01\_AXI\_nmu to create a longer path through additional NoC Switches. The resulting NoC view is shown in the following figure.



#### Figure 236: NoC Solution with manual NSU assignment

For the resulting NoC QoS, the bandwidth has been maintained but the structural latency for the path has increased from 26 NoC clock cycles to 46 NoC clock cycles as shown in the following figure.

Figure 237: NoC QoS with manual NSU assignment

Tcl Console   Messages   Log	Reports	Design Runs 🛛 🛚 🛛	oC QoS 🛛 🗙						
Q 😤 🖨 ✓ All QoS requirements met									
Name	Traffic Class Read	Read Bandwidth Required (MB/s)	Read Bandwidth Estimate (MB/s)	Read Latency Estimate (cycles)	Traffic Class Write	Write Bandwidth Required (MB/s)	Write Bandwidth Estimate (MB/s)	Write Latency Estimate (cycles)	
axi_noc_0/inst/S00_AXI_nmu									
axi_noc_0/inst/M00_AXI_nsu	Best Effort	1000	1000 (0)	26	Best Effort	1000	1000(0)	26	
axi_noc_0/inst/S01_AXI_nmu									
axi_noc_0/inst/M01_AXI_nsu	Best Effort	1000	1000 (0)	46	Best Effort	1000	1000 (0)	46	



Appendix A

# Timing Methodology Checks

# TIMING-1: Invalid Clock Waveform on Clock Modifying Block

Invalid clock waveform for clock <CLOCK\_NAME> specified at a <CELL\_TYPE> output <PIN\_NAME> that does not match the Clock Modifying Block (CMB) settings. The waveform of the clock is <VALUE>. The expected waveform is <VALUE>.

# Description

The Xilinx<sup>®</sup> Vivado<sup>®</sup> Design Suite automatically derives clocks on the output of a CMB based on the CMB settings and the characteristics of the incoming master clock. If the user defines a generated clock on the output of the CMB, Vivado does not auto-derive a generated clock on the same definition point (net or pin). The DRC warning is reporting that the user-defined generated clock does not match the expected auto-derived clock that Vivado would automatically create. This could lead to hardware failures because the timing constraints for the design do not match what happens on the device.

# Resolution

If the user-defined generated clock is unnecessary, remove the constraint and use the autoderived clock instead. If constraint is necessary, verify that the generated clock constraint matches the auto-derived clock waveform or modify the CMB properties to match the expected clock waveform. If the intention is to force the name of the auto-derived clock, the recommendation is to use the create\_generated\_clock constraint with only the -name option defined and the name of the object where the clock is defined (typically output pin of CMB). See the *Vivado Design Suite User Guide: Using Constraints* (UG903) for additional information about creating generated clocks and restrictions of the auto-derived clocks renaming constraint.




# Example

In the following figure, a create\_generated\_clock constraint was defined on the MMCM instance pin CLKOUTO, but doesn't match the auto-derived waveform generated by Vivado from the MMCM attribute settings.

To just rename the auto-derived clock, use the following constraint right after the master clock definition in your constraint files:

```
create_generated_clock -name clkName [get_pins clk_gen_i0/clk_core_i0/
inst/mmcme3_adv_inst/CLKOUT0]
```



#### Figure 238: Invalid Clock Waveform on Clock Modifying Block

X15522-111715



# **TIMING-2: Invalid Primary Clock Source Pin**

A primary clock <CLOCK\_NAME> is created on an inappropriate pin <PIN\_NAME>. It is recommended to create a primary clock only on a proper clock root (input port or primitive output pin with no timing arc).

# Description

A primary clock must be defined on the source of the clock tree. For example, this would be the input port of the design. When a primary clock is defined in the middle of a logic path, timing analysis can become inaccurate because it ignores the insertion delay prior to the primary clock source point, which prevents proper skew computation. Therefore, a primary clock created on an internal driver pin should be discouraged. The consequence could be a failure in hardware.

# Resolution

Modify the create\_clock constraint to use the actual clock tree source.

# Example

In the following figure, the primary clock definition,  $create_clock$  constraint, was placed on the output pin of the IBUFCTRL instance. If the clock  $clk_pin_p$  is used to time an input or output port path, the slack will be inaccurate because part of the clock tree insertion delay will be missing. The primary clock definition for the differential input buffer should be placed on the top-level port  $clk_pin_p$ .




Figure 239: Invalid Primary Clock on Internal Pin



# TIMING-3: Invalid Primary Clock on Clock Modifying Block

A primary clock <CLOCK\_NAME> is created on the output pin or net <PIN/NET\_NAME> of a Clock Modifying Block.

# Description

Vivado automatically derives clocks on the output of a CMB based on the CMB settings and the characteristics of the incoming master clock. If the user defines a primary clock on the output of the CMB, Vivado does not auto-derive a clock on the same output. This DRC is reporting that a primary clock was created on the output of the CMB, which breaks the relationship with the incoming clock and prevents proper clock insertion delay computation. This is not recommended because it can lead to inaccurate timing analysis and incorrect hardware behavior.

# Resolution

Modify the constraints to remove the create\_clock constraint on the output of the CMB. If the intention is to force the name of the auto-generated clock, Xilinx recommends using the create\_generated\_clock constraint with only the -name option and the CMB output pin. See the Vivado Design Suite User Guide: Using Constraints (UG903) for additional information about creating generated clocks.

# Example


In the following figure, a create\_clock constraint was defined on the MMCM instance pin CLKOUTO. This overrides the automatically derived clock created by Vivado and loses any relationship with the incoming clock.

To just rename the auto-derived clock, use the following constraint right after the master clock definition in your constraint files:

```
create_generated_clock -name clkName [get_pins clk_gen_i0/clk_core_i0/
inst/mmcme3_adv_inst/CLKOUT0]
```









X15524-111715

# TIMING-4: Invalid Primary Clock Redefinition on a Clock Tree

Invalid clock redefinition on a clock tree. The primary clock <CLOCK\_NAME> is defined downstream of clock <CLOCK\_NAME> and overrides its insertion delay and/or waveform definition.



# Description


A primary clock must be defined on the source of the clock tree. For example, this would be the input port of the design. When a primary clock is defined downstream that overrides the incoming clock definition, timing analysis can become inaccurate because it ignores the insertion delay prior to the redefined primary clock source point, which prevents proper skew computation. It is not recommended as the consequence could be incorrect timing analysis which might lead to a failure in hardware.

# Resolution

Remove the create\_clock constraint on the downstream object and allow the propagation of the upstream clock or create a generated clock referencing the upstream primary clock.

# Example

In the following figure, the primary clock was correctly defined on the top-level port <code>clk\_pin\_p</code>. However, a <code>create\_clock</code> constraint was used to redefine the primary clock on the output of the <code>IBUFCTRL</code> output. This new clock will ignore all delays prior to the <code>IBUFCTRL</code>.



#### Figure 241: Invalid Primary Clock Redefinition on a Clock Tree

X15525-111715



# TIMING-5: Invalid Waveform Redefinition on a Clock Tree

Invalid inverted waveform on a clock tree. The generated clock <CLOCK\_NAME> is defined downstream of clock <CLOCK\_NAME> and has an inverted waveform definition compare to the incoming clock.

# Description

A generated clock should be defined in relation to the incoming clock. The DRC warning is reporting that the generated clock has an invalid definition, such as a different period, phase shift, or inversion compared to the incoming clock.

# Resolution

Modify the create\_generated\_clock constraint to define a proper waveform definition that matches the incoming clock definition. For more details about creating a proper generated clock constraint, refer to the Vivado Design Suite User Guide: Using Constraints (UG903).

# Example

In the following figure, a create\_generated\_clock was created on the output of the LUT1 inverter, but the -invert switch was not applied.




Figure 242: Invalid Waveform Redefinition on a Clock Tree



# TIMING-6: No Common Primary Clock Between Related Clocks

The clocks <CLOCK\_NAME1> and <CLOCK\_NAME2> are related (timed together) but they have no common primary clock. The design could fail in hardware even if timing is met. To find a timing path between these clocks, run the following command: report\_timing -from [get\_clocks <CLOCK\_NAME1>] -to [get\_clocks <CLOCK\_NAME2>].

# Description

The two clocks reported are considered related and timed as synchronous by default even if they are not derived from a common primary clock and do not have a known phase relationship. The DRC warning is reporting that the timing engine cannot guarantee that these clocks are synchronous.

# Resolution

The resolution depends on whether the two clock domains are asynchronous or synchronous. In the case of the clocks being asynchronous, the paths between the two domains should be covered by a timing exception (such as set\_max\_delay -datapath\_only,
set\_clock\_groups, or set\_false\_path). The DRC will be resolved once all the paths between these two domains have full exception coverage.

# Example

In the case of the clocks being synchronous, you can define one timing clock on both clock source objects if originally both clocks have the same waveform (see the first example below).

```
Example 1: create_clock -period 10 -name clk1 [get_ports <clock-1-
source> <clock-2-source>]
```

If the two clocks have different waveforms, you can define the first clock as a primary clock and the second clock as a generated clock, with the first clock specified as the master clock (see Example 2 below).

```
Example 2: create_clock -period 10 -name clk1 [get_ports <clock-1-
source>]
```

If the clocks are related, but have a clock period ratio of 2, the solution is to create a primary clock on the one source, and create a generated clock on the second source:



```
create_generated_clock -source [get_ports <clock-1-source>] -name clk2
-divide_by 2 [get_ports <clock-2-source>]
```

# TIMING-7: No Common Node Between Related Clocks

The clocks <CLOCK\_NAME1> and <CLOCK\_NAME2> are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report\_timing -from [get\_clocks <CLOCK\_NAME1>] - to [get\_clocks <CLOCK\_NAME2>].

# Description

The two clocks reported are considered related and timed as synchronous by default. The DRC warning is reporting that the timing engine cannot guarantee that these clocks are synchronous in hardware, since it could not determine a common node between the two clock trees.

# Resolution

The resolution depends on whether the two clock domains are asynchronous or synchronous. In the case of the clocks being asynchronous, the paths between the two domains should be covered by a timing exception (such as set\_max\_delay -datapath\_only, set\_clock\_groups, or set\_false\_path.

In the case of the clocks being synchronous, this DRC warning can be waived.

When the violation is reported during the OOC (Out-Of-Context) synthesis of a module and if the two clocks are known to have a common node at the top-level, the TIMING-7 violation can be prevented by the steps outlined below:

- 1. Define one of the clocks as a primary clock on the first input clock port.
- 2. Define the second clock as a generated clock on the second input clock port. This clock should reference the primary clock defined in step 1.
- 3. Define the property HD.CLK\_SRC on the two input clock ports.




# Example

In the following figure, a synchronous clock domain crossing (CDC) exists between the clk1 and clk2 domains. Both clk1 and clk2 are determined to be synchronous in Vivado by default. However, since clk1 and clk2 are input ports, there is no common node relationship between the two clocks. For this case, Vivado Design Suite cannot guarantee that the two clocks are synchronous.

However, if the module is synthesized Out-Of-Context and clk1 and clk2 have a common node at the top-level, the TIMING-7 violation can be suppressed during the OOC synthesis by defining, for example, the following constraints:

```
create_clock -period 3.000 [get_ports clk1]
set_property HD.CLK_SRC BUFGCTRL_X0Y2 [get_ports clk1]
create_generated_clock -divide_by 2 -source [get_ports clk1] \
[get_ports clk2]
set_property HD.CLK_SRC BUFGCTRL_X0Y4 [get_ports clk2]
```



#### Figure 243: No Common Node Between Related Clocks

# TIMING-8: No Common Period Between Related Clocks

The clocks <CLOCK\_NAME1> and <CLOCK\_NAME2> are found related (timed together) but have no common (expandable) period.



# Description

The two clocks reported are considered related and timed as synchronous by default. However, the timing engine was unable to determine a common period after expanding the waveform of both clocks over 1000 cycles. In such a case, the worst setup relationship over these 1000 cycles is used for timing analysis. However, the timing engine cannot ensure this is the most pessimistic case. This typically occurs with clocks with an odd fractional period ratio.

# Resolution

As the waveforms do not allow safe timing analysis between the two clocks, it is recommended to treat these clocks as asynchronous. Therefore, the paths between the two clock domains should be covered by a timing exception (such as set\_max\_delay -datapath\_only, set\_false\_path, or set\_clock\_groups).

# TIMING-9: Unknown CDC Logic

One or more asynchronous Clock Domain Crossing has been detected between two clock domains through a set\_false\_path, or a set\_clock\_groups, or a set\_max\_delay datapath\_only constraint. However, no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report\_cdc for a complete and detailed CDC coverage. Also, consider using XPM\_CDC to avoid critical severities

# Description

The purpose of the DRC is to ensure that inter-clock domains constrained with timing exceptions have been designed with safe asynchronous clock domain crossing circuitry. For more details on recognized safe topologies, see Report Clock Domain Crossings.

# Resolution


The recommendation is to make the appropriate design to have a proper synchronization for the inter-clock paths. To do this, add, at minimum, a double-register logic synchronizer. In the case a FIFO or higher-level protocol is already defined on the path, this DRC can be safely ignored. For a detailed list of CDC violations, run report\_cdc.





# Example

In the following figure, an asynchronous clock domain exists between clk1 and clk2. However, the clk2 capture domain doesn't contain a double register logic synchronizer to synchronize the data.



#### Figure 244: Missing Synchronizer

# **TIMING-10: Missing Property on Synchronizer**

One or more logic synchronizer has been detected between two clock domains but the synchronizer does not have the property ASYNC\_REG defined on one or both registers. It is recommended to run report\_cdc for a complete and detailed CDC coverage

# Description


Synchronizer registers must have their ASYNC\_REG property set to TRUE in order to preserve the cells through any logic optimization during synthesis and implementation, and to optimize their placement for the best mean time between failure (MTBF) statistics.



The solution is to add the ASYNC\_REG constraint to each stage of the logic synchronizer. For a detailed list of CDC violations, run report\_cdc. To find out more information on the ASYNC\_REG constraint, refer to the Vivado Design Suite Properties Reference Guide (UG912). The TIMING-10 violation is triggered when at least one of the first two synchronizer registers is missing the ASYNC\_REG property.

# Example

In the following figure, an asynchronous clock domain exists between clk1 and clk2 and is properly synchronized with a double register logic synchronizer. However, each register of the synchronizer needs to have the ASYNC\_REG property applied to increase the timing slack and lower MTBF.



#### Figure 245: Missing Property on Synchronizer

# TIMING-11: Inappropriate Max Delay with Datapath Only Option

A max delay constraint with -datapath\_only has been applied between <PIN\_NAME> and <PIN\_NAME>. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together. It is only recommended to use the -datapath\_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint.



# Description

The set\_max\_delay with the -datapath\_only option is used to remove the clock skew from the setup slack computation and to ignore hold timing. The set\_max\_delay - datapath\_only command is used to constrain asynchronous signals timing paths that: (1) do not have a clock relationship; but which (2) require maximum delay. It is not recommended to use this constraint on synchronous paths.

# Resolution

The solution is to modify the set\_max\_delay -datapath\_only constraint such that it does not cover synchronous timing paths. Refer to the startpoint and endpoint cells listed in the message to find the associated set\_max\_delay constraint.

# TIMING-12: Clock Reconvergence Pessimism Removal Disabled

# Description

The Clock Reconvergence Pessimism Removal (CRPR) mode has been disabled. It is not recommended to perform timing analysis in this mode as over-pessimistic clock tree delays could result in impossible timing closure.

The CRPR feature is used to remove artificially induced pessimism that is derived from the usage of the maximum and minimum delay along the common portion of the clock network. If the CRPR is disabled, it might be difficult to close timing.

# Resolution

The recommendation is to enable the CRPR analysis to ensure the design has accurate timing information. The Tcl command to enable the CRPR analysis is <code>config\_timing\_pessimism - enable</code>.





# TIMING-13: Timing Paths Ignored Due to Path Segmentation

Some timing paths are not reported due to path segmentation on pin(s) < PIN\_NAME>. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints.

# Description

Path segmentation occurs when a timing path is broken into a smaller path to be timed. When max and min delay constraints are defined on pins that are invalid startpoints (and respectively, endpoints), the timing engine breaks the timing arcs going through the node so that the node becomes a valid startpoint (and respectively, endpoint). It is highly recommended to avoid path segmentation as it might have unexpected consequences. This might result in incorrect timing analysis and hardware failures.

# Resolution

Avoid path segmentation whenever possible by carefully choosing valid startpoints and endpoints in the set\_max\_delay and set\_min\_delay constraints. For additional information on path segmentation and using the Min/Max delay constraints, refer to the Vivado Design Suite User Guide: Using Constraints (UG903).

# **TIMING-14: LUT on the Clock Tree**

The LUT <CELL\_NAME> has been found on the clock tree. It is not recommended to have LUT cells on the clock path.

# Description

A LUT on the clock path might cause excess skew because the clock must be routed on general routing resources through the fabric. In addition to excess skew, these paths are more susceptible to PVT variations. It is highly recommended to avoid local clocks whenever possible.






The solution is to change the design to remove the LUT located on the clock tree. Synthesis can create this situation in many cases such as clock gating and inversion. In the case of an inversion LUT1 cell, the LUT might be absorbed into the downstream SLICE after <code>opt\_design</code>. Investigate the case to ensure that the situation is still valid after <code>opt\_design</code> is complete.

# Example

In the following figure, a LUT is used to gate the clock with a clock enable signal. The LUT on the path can cause excess skew, which is undesirable.



#### Figure 246: LUT on the Clock Tree

# TIMING-15: Large Hold Violation on Inter-Clock Path

There is a large inter-clock skew of <VALUE> ns between <CELL\_NAME> (clocked by <CLOCK\_NAME>) and <CELL\_NAME> (clocked by <CLOCK\_NAME>) that results in large hold timing violation(s) of <VALUE> ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure.

# Description

The DRC warning is reporting that the large hold violation due to the inter-clock skew will most likely be difficult to close timing during implementation. It is recommended to investigate the large inter-clock skew greater than 1.0 ns to ensure proper constraints or design topology.



Investigate whether the large inter-clock skew on the timing path should be timed or is related to non-optimal timing constraints. If the large skew occurs due to an unconstrained CDC path, add the necessary timing exception. If the violation occurs due to a logic associated with the clock tree, investigate the topology of path for improvements to more easily close timing.

# **TIMING-16: Large Setup Violation**

There is a large setup violation of <VALUE> ns between <CELL\_NAME> (clocked by <CLOCK\_NAME>) and <CELL\_NAME> (clocked by <CLOCK\_NAME>). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture.

# Description

This DRC warning reports setup violations that will most likely be difficult to close timing during implementation. It is recommended to investigate setup violations greater than 1.0 ns to ensure proper constraints or design topologies.

# Resolution

Investigate whether the large setup violation is a timing path that should be timed or is related to non-optimal timing constraints. If the setup violation occurs due to an unconstrained CDC path, add the necessary timing exception. If the violation occurs due to a significant amount of combinational logic, investigate the topology of the path for improvements to more easily close timing.

# **TIMING-17: Non-Clocked Sequential Cell**

The clock pin <PIN\_NAME> is not reached by a timing clock.

# Description

The DRC reports the list of sequential cells unconstrained by a timing clock which affect the resulting timing analysis for the reported cells. It is highly recommended that all clocks be properly defined in order to get the maximum timing path coverage with the best accuracy. The consequence could be missing timing analysis, which might lead to hardware failures.



The resolution is to create the missing primary or generated clock on the clock tree driving the unconstrained sequential cells.

# **TIMING-18: Missing Input or Output Delay**

An <INPUT/OUTPUT> delay is missing on <PORT\_NAME> relative to clock(s) <CLOCK\_NAME>.

# Description

IO timing is in reference to a timing path that includes an external device. The input and output delays specify the paths delay of the ports relative to a clock edge at the interface of the design. It is highly recommended to add input/output delay constraints to ensure that the FPGA interface can meet the timing of the external devices.

# Resolution

Add the required input and output delay constraints in correspondence with required board application.

# TIMING-19: Inverted Generated Clock Waveform on ODDR

The waveform of the generated clock <CLOCK\_NAME> is inverted compared to the waveform of the incoming clock <CLOCK\_NAME>.

# Description

A generated clock on a forwarded clock port should be defined in relation to the incoming clock. The DRC warning is reporting that the generated clock on the forwarding clock port has an invalid waveform, such as an inversion, compared to the incoming source clock. This might lead to hardware failures as the timing analysis of the ports associated with the forwarded clock do not match what happens on the device.



Modify the create\_generated\_clock constraint to define a proper waveform that matches the incoming clock definition. For more details about creating a proper generated clock constraint, refer to the Vivado Design Suite User Guide: Using Constraints (UG903).

# **TIMING-20: Non-Clocked Latch**

The latch <CELL\_NAME> cannot be properly analyzed because its control pin <PIN\_NAME> is not reached by a timing clock.

# Description

This DRC is reporting the list of latch cells not constrained by a timing clock which affect the resulting timing analysis. It is highly recommended that all clocks be properly defined in order to get the maximum timing path coverage with the best accuracy. The consequence could be incomplete timing analysis coverage, which might lead to hardware failures.

# Resolution

The resolution is to create the primary or generated clock on the source of the clock tree driving the unconstrained control pins on the latch cells.

# TIMING-21: Invalid COMPENSATION Property on MMCM

The MMCM <CELL\_NAME> has an invalid COMPENSATION property value relative to the connection of its feedback loop. If the feedback loop goes outside the FPGA, the property should be set to EXTERNAL. If the feedback loop is internal to the FPGA, the property should be set to ZHOLD.

# Description

MMCM compensation modes define how the MMCM feedback is configured for delay compensation of the output clocks. Depending on the MMCM use case, the feedback path should match a specific topology. This DRC warning is reporting that the topology of the MMCM use case doesn't match the COMPENSATION property value. This might lead to unintended behavior in hardware because the timing analysis does not match.





The recommendation is to leave the default value of AUTO to the COMPENSATION property of the MMCM in the design. The Vivado Integrated Design Environment (IDE) will automatically select the appropriate compensation value based on the circuit topology. For additional information on the compensation property and the input delay compensation, refer to the Clocking Resources User Guide for your specific architecture.

# **TIMING-22: Missing External Delay on MMCM**

The MMCM <CELL\_NAME> has an external feedback loop but no external delay has been specified between FBOUT and FBIN. It is recommended to specify an external delay with set\_external\_delay between the two ports connected to the pins FBOUT and FBIN with an external feedback loop.

# Description

The MMCM can be configured for external deskew where the feedback board trace matches the trace to the external components. The external delay value is used in the calculation of the MMCM compensation delay. This could lead to hardware failures, especially on the IO paths, because the timing analysis of the MMCM compensation does not match what happens on the device.

# Resolution

Add a set\_external\_delay constraint between the external feedback input and output port for the defined external trace delay. For additional information on the set\_external\_delay command, refer to the Vivado Design Suite Tcl Command Reference Guide (UG835).

# Example

```
set_external_delay -from <output_port> -to <input_port>
<external_delay_value>
```

# **TIMING-23: Combinatorial Loop Found**

A timing loop has been detected on a combinational path. A timing arc has been disabled between <CELL\_NAME1> and <CELL\_NAME2> to break the timing loop.





# Description

Combinatorial timing loops are created when the output of combinatorial logic is fed back to its input, resulting in a timing loop. This loop unnecessarily increases the number of cycles by infinitely going around the same path and cannot be timed. To resolve the timing loop, the Vivado IDE disables the timing arc on the cell in the loop.

# Resolution

If you didn't intend to create a combinatorial feedback loop, correct the issue by modifying the design source files (RTL). But because the timing loop is expected, use the set\_disable\_timing command to break the timing loop where it makes the most sense (usually the feedback path) instead of letting Vivado Timing break it at a random location.

# TIMING-24: Overridden Max Delay Datapath Only

A set\_clock\_groups or a set\_false\_path between clocks <CLOCK\_NAME1> and <CLOCK\_NAME2> overrides a set\_max\_delay -datapath\_only (see constraint position <#> in the Timing Constraints window in the Vivado IDE). It is not recommended to override a set\_max\_delay -datapath\_only constraint. Replace the set\_clock\_groups or set\_false\_path between clocks with point-to-point set\_false\_path constraints.

# Description

The DRC warning only occurs when a set\_max\_delay -datapath\_only constraint is overridden by a set\_clock\_groups or set\_false\_path constraint between clocks. If a point-to-point set\_false\_path overrides a set\_max\_delay -datapath\_only, the DRC will not be reported.

# Resolution

The solution is to replace the set\_clock\_groups or set\_false\_path between clocks with point-to-point false path constraints to avoid incorrectly overriding a set\_max\_delay - datapath\_only constraint.



# TIMING-25: Invalid Clock Waveform on Gigabit Transceiver (GT)

The waveform of the clock <CLOCK\_NAME> defined on the transceiver output pin <PIN\_NAME> or on the net connected to that pin is not consistent with the transceiver settings or the reference clock definition is missing. The auto-derived clock period is <PERIOD> and the user-defined clock period is <PERIOD>.

### Description

For UltraScale devices, Vivado automatically derives clocks on the output of a GT based on the GT settings and the characteristics of the incoming master clock. For 7 series devices, Vivado does not automatically derive the GT clocks; it is your responsibility to create the appropriate primary clocks on the GT's output pins. The DRC warning is reporting that the user-defined clock does not match the expected auto-derived clock that Vivado would automatically create. This could lead to hardware failures as the timing constraints for the design do not match what happens on the device.

### Resolution

If the user-defined generated clock is unnecessary, remove the constraint and use the autoderived clock instead. If constraint is necessary, verify that the generated clock constraint matches the auto-derived clock waveform or modify the GT properties to match the expected clock waveform. If the intention is to force the name of the auto-derived clock, the recommendation is to use the create\_generated\_clock constraint with only the -name option defined and the name of the object where the clock is defined (typically output pin of GT). See the *Vivado Design Suite User Guide: Using Constraints* (UG903) for additional information about creating generated clocks and restrictions of the auto-derived clocks renaming constraint.

# TIMING-26: Missing Clock on Gigabit Transceiver (GT)

The output clock pin <PIN\_NAME> does not have clock defined. Create a primary clock on the <PORT\_NAME> input port in order to let Vivado auto-derive the missing GT clocks.





### Description

For UltraScale devices, Vivado automatically derives clocks on the output of a GT based on the GT settings and the characteristics of the incoming master clock. The DRC warning is reporting that Vivado is unable to auto-derive the output clock of the GT due to the missing primary clock on the input port. The consequence is that the downstream logic connected to the GT related clocks will not be timed.

### Resolution

Create a primary clock on the recommended input port to the GT.

# TIMING-27: Invalid Primary Clock on Hierarchical Pin

A primary clock <CLOCK\_NAME> is created on an inappropriate internal pin <PIN\_NAME>. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins.

# Description

If the driver is traversed by a clock and a new clock is defined downstream on a hierarchical pin, the cells downstream of the hierarchal pin will have different timing analysis compared to the cells on the fanout of the driver pin. If any synchronous paths exist between the driver clock and the hierarchical pin clock, skew will be inaccurate and timing signoff will be invalid. This situation can result in hardware failure.

# Resolution

Remove the primary clock definition on the hierarchical pin, or if the downstream clock is absolutely needed, use a generated clock constraint with the driver clock specified as master clock instead.





# TIMING-28: Auto-Derived Clock Referenced by a Timing Constraint

The auto-derived clock <CLOCK\_NAME> is referenced by name inside timing constraint (see constraint position <#> in the Timing Constraint window in the Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get\_clocks - of\_objects [get\_pins <PIN\_NAME>].

# Description

An auto-derived clock should be referenced by the source pin object. The auto-derived clock name might change during development due to modifications to the netlist or constraints. Unless it has been renamed, referencing an auto-derived clock by name should be discouraged, because the consequence could be invalidated constraints in subsequent runs after the design has been modified.

# Resolution

Modify the constraint to reference the auto-derived clock by the pin name attached to the clock using [get\_clocks -of\_objects [get\_pins <PIN\_NAME>]]. Alternatively, use the create\_generated\_clock constraint to force the name of the auto-derived clock. An auto-derived clock can be renamed even after being referenced by some timing constraints. For more details about using a generated clock constraint to force a clock name, refer to the Vivado Design Suite User Guide: Using Constraints (UG903).

# TIMING-29: Inconsistent Pair of Multicycle Paths

Setup and hold multicycle path constraints should typically reference the same -start pair for SLOW-to-FAST synchronous clocks or -end pair for FAST-to-SLOW synchronous clocks (see constraint positions <#> in the Timing Constraint window in Vivado IDE).

# Description

By default, the set\_multicycle\_path constraint is used to modify the path requirement multipliers with respect to the source clock for hold or the destination clock for setup. For certain use cases, the path requirement must be multiplied with respect to a specific clock edge.



### Resolution

For both setup and hold, modify the set\_multicycle\_path constraints to reference the destination clock (-end) for SLOW-to-FAST synchronous clocks and the source clock (-start) for FAST-to-SLOW synchronous clocks. See the Vivado Design Suite User Guide: Using Constraints (UG903) for additional information about properly setting multicycle paths between clocks.

# TIMING-30: Sub-Optimal Master Source Pin Selection for Generated Clock

The generated clock <CLOCK\_NAME> has a sub-optimal master source pin selection, timing can be pessimistic.

# Description

A generated clock should reference the clock that is propagating in its direct fanin, although the create\_generated\_clock command lets you specify any reference clock. This DRC warning is reporting that the generated clock is associated to a master clock defined farther upstream than the incoming master clock. In this situation, timing analysis can be more pessimistic and apply additional clock uncertainty on the paths between the master clock and the generated clock. This can lead to slightly more difficult timing closure. Is is recommended to associate the generated clock to the master clock source pin that the generated clock is derived.

# Resolution

Modify the create\_generated\_clock constraint to reference the master clock source pin from which the generated clock is directly derived in the design.





Appendix B

# Report QoR Suggestion RTL Code Change Example

# TIMING-201: Add an Output Register to RAM

Adding an output register to a RAM improves the clock to out time of the RAM read data path. This provides more flexibility to the place and route tools to place the RAM optimally as well as an option to place the register in the fabric instead of the RAM to optimize the critical path.

Output registers can be easily inferred by the synthesis tool. They must either have a synchronous reset or no reset.






### Verilog Code Example

```
Figure 247: Before
```

```
module single_sdp_ram #(
     parameter C DATA WIDTH = 16,
     parameter C_ADDR_WIDTH = 10) (
     input CLKA,
     input WEA,
     input [C ADDR WIDTH-1:0] ADDRA,
     input [C_DATA_WIDTH-1:0] DINA,
     input ENB,
     input [C_ADDR WIDTH-1:0] ADDRB,
     output [C DATA WIDTH-1:0] DOUTB,
     input CLKB
     );
  reg [C DATA WIDTH-1:0] ram i [2**C ADDR WIDTH-1:0];
  reg [C DATA WIDTH-1:0] ram data = {C DATA WIDTH{1'b0}};
  always @ (posedge CLKA)
    if (WEA)
      ram i[ADDRA] <= DINA;</pre>
  always @ (posedge CLKB)
    if (ENB)
      ram data <= ram i[ADDRB];</pre>
  // 1 clock cycle read latency at the cost of a longer clock-to-out timing
   assign DOUTB = ram data;
```

endmodule





```
Figure 248: After
```

```
module single sdp ram #(
     parameter C DATA WIDTH = 16,
     parameter C ADDR WIDTH = 10) (
     input CLKA,
     input WEA,
     input [C ADDR WIDTH-1:0] ADDRA,
     input [C_DATA_WIDTH-1:0] DINA,
     input ENB,
     input [C ADDR WIDTH-1:0] ADDRB,
     output [C DATA WIDTH-1:0] DOUTB,
     input CLKB
     );
  reg [C DATA WIDTH-1:0] ram i [2**C ADDR WIDTH-1:0];
  reg [C DATA WIDTH-1:0] ram data = {C DATA WIDTH{1'b0}};
  always @ (posedge CLKA)
    if (WEA)
      ram i[ADDRA] <= DINA;</pre>
  always @ (posedge CLKB)
    if (ENB)
      ram data <= ram i[ADDRB];</pre>
  // 2 clock cycle read latency with improved clock-to-out timing
  reg [C DATA WIDTH-1:0] doutb reg = {C DATA WIDTH{1'b0}};
  always @ (posedge CLKB)
  doutb reg <= ram data;
  assign DOUTB = doutb reg;
endmodule
```



### **VHDL Code Example**

#### Figure 249: Before

```
- 2D Array Declaration for RAM signal
type ram_type is array (2**C_ADDR_WIDTH-1 downto 0) of std_logic_vector (C_DATA_WIDTH-1 downto 0);
signal RAM_DATA : std_logic_vector(C_DATA_WIDTH-1 downto 0) ;
. . .
process (CLKA)
begin
    if (CLKA'event and CLKA = '1') then
        if(WEA = '1') then
            RAM(to_integer(unsigned(ADDRA))) <= DINA;</pre>
        end if:
    end if;
end process;
process (CLKB)
begin
    if (CLKB'event and CLKB = '1') then
        if(ENB = '1') then
            RAM_DATA <= RAM(to_integer(unsigned(ADDRB)));</pre>
        end if;
    end if;
end process;
-- Read latency of 1 but slower clock to out time
DOUTB <= RAM_DATA;
                                         Figure 250: After
-- 2D Array Declaration for RAM signal
type ram_type is array (2**C_ADDR_WIDTH-1 downto 0) of std_logic_vector (C_DATA_WIDTH-1 downto 0);
signal RAM_DATA : std_logic_vector(C_DATA_WIDTH-1 downto 0) ;
signal DOUTB_REG : std_logic_vector(C_DATA_WIDTH-1 downto 0) := (others => '0');
. . .
process (CLKA)
begin
    if (CLKA'event and CLKA = '1') then
        if(WEA = '1') then
            RAM(to_integer(unsigned(ADDRA))) <= DINA;</pre>
        end if;
    end if;
end process;
process (CLKB)
begin
    if(CLKB'event and CLKB = '1') then
        if(ENB = '1') then
           RAM DATA <= RAM(to integer(unsigned(ADDRB)));
        end if;
    end if;
end process;
-- Read latency of 2 but faster clock to out time
process (CLKB)
begin
    if (CLKB'event and CLKB= '1') then
        DOUTB REG <= RAM DATA;
    end if;
end process;
```





# TIMING-202: Add Extra Pipelining to Wide Multipliers

Wide multipliers (where at least one port is greater than the maximum width supported by the DSP slice in the given architecture) need extra pipelines to achieve the maximum operating frequency of the DSP slice. The number of pipeline stages require changes depending on the width required.

By adding extra stages to the output of wide multipliers in the RTL, synthesis moves them to optimal positions which makes recoding very simple.

### Verilog Code Example

```
module wide mulitplier #(parameter DATA WIDTH=30) (
    input clk,
    input [DATA WIDTH-1:0] a,
    input [DATA WIDTH-1:0] b,
    output [2*DATA WIDTH-1:0] p
    );
    reg [DATA WIDTH-1:0] a r;
    reg [DATA WIDTH-1:0] b r;
    reg [2*DATA WIDTH-1:0] m r;
    always @ (posedge clk)
    begin
       a r <= a;
       b r <= b;
       m_r <= a_r * b_r;</pre>
    end
    assign p = m r;
endmodule
```

Figure 251: Before



#### Figure 252: After

```
module wide mulitplier #(parameter DATA WIDTH=30) (
    input clk,
    input [DATA WIDTH-1:0] a,
    input [DATA_WIDTH-1:0] b,
    output [2*DATA WIDTH-1:0] p
    );
    reg [DATA WIDTH-1:0] a r;
    reg [DATA WIDTH-1:0] b r;
    reg [2*DATA WIDTH-1:0] m r;
    reg [2*DATA WIDTH-1:0] m 2r;
    reg [2*DATA WIDTH-1:0] m 3r;
    reg [2*DATA WIDTH-1:0] m 4r;
    always @ (posedge clk)
    begin
        a_r <= a;
        b_r <= b;
        m r <= a r * b r;</pre>
        // Add more pipeline stages after the multiplier
        m 2r <= m_r;</pre>
        m 3r <= m 2r;
        m 4r <= m 3r;
    end
    assign p = m_4r;
```

endmodule





### **VHDL Code Example**

#### Figure 253: Before

```
entity wide multiplier is
    Generic ( DATA WIDTH : integer := 30);
    Port ( clk : in STD LOGIC;
           a : in STD_LOGIC_VECTOR (DATA_WIDTH-1 downto 0);
           b : in STD LOGIC VECTOR (DATA_WIDTH-1 downto 0);
           p : out STD LOGIC VECTOR (2*DATA WIDTH-1 downto 0));
end wide_multiplier;
architecture Behavioral of wide multiplier is
signal a r : SIGNED(DATA WIDTH-1 downto 0);
signal b r : SIGNED (DATA WIDTH-1 downto 0);
signal m r : SIGNED(2*DATA WIDTH-1 downto 0);
begin
process (clk)
begin
    if rising edge (clk) then
        a r <= SIGNED(a);</pre>
        b r <= SIGNED(b);</pre>
       m r <= a r * b r;
    end if;
end process;
p <= STD LOGIC VECTOR(m r);</pre>
```

end Behavioral;



#### Figure 254: After

```
entity wide multiplier is
    Generic ( DATA WIDTH : integer := 30);
    Port ( clk : in STD LOGIC;
           a : in STD LOGIC VECTOR (DATA WIDTH-1 downto 0);
           b : in STD LOGIC VECTOR (DATA WIDTH-1 downto 0);
           p : out STD LOGIC VECTOR (2*DATA_WIDTH-1 downto 0));
end wide multiplier;
architecture Behavioral of wide multiplier is
signal a r : SIGNED(DATA WIDTH-1 downto 0);
signal b_r : SIGNED(DATA_WIDTH-1 downto 0);
signal m r : SIGNED(2*DATA WIDTH-1 downto 0);
signal m 2r : SIGNED(2*DATA WIDTH-1 downto 0);
signal m_3r : SIGNED(2*DATA_WIDTH-1 downto 0);
signal m 4r : SIGNED(2*DATA WIDTH-1 downto 0);
begin
process (clk)
begin
    if rising edge (clk) then
       a r <= SIGNED(a);
        b_r <= SIGNED(b);</pre>
        m r <= a r * b r;</pre>
        -- Add extra pipes after the multiplier
        m_2r <= m r;
        m_3r <= m_2r;</pre>
        m 4r <= m 3r;
    end if;
end process;
p <= STD LOGIC VECTOR(m 4r);</pre>
end Behavioral;
```

# UTIL-10: Incomplete Case Statement Increasing Control Sets

When case statements are incomplete, the output is forced to remember the previous state which infers a clock enable. It is recommended to define all states. For additional states, either define the output as a previously used signal or a constant 1 or constant 0 in order not to increase logic.

The following figure shows the inference of a CE LUT when state "11" is undefined.






Figure 255: CE Inference Incomplete Case

### Verilog Code Example

Before:

```
module incomplete_mux(
input clk,
input a,b,c,d,
input [1:0] sel,
output reg op
);
always @(posedge clk)
  begin
  case (sel)
    2'b00 : op <= a;
    2'b01 : op <= b;
    2'b10 : op <= c;
    default: ;
  endcase
end
endmodule
```

#### After:

```
module incomplete_mux(
input clk,
input a,b,c,d,
input [1:0] sel,
output reg op
);
```





```
always @(posedge clk)
   begin
   case (sel)
      2'b00 : op <= a;
      2'b01 : op <= b;
      2'b10 : op <= c;
      2'b11 : op <= a; // ADDED
      default: ;
   endcase
end
endmodule</pre>
```

### **VHDL Code Example**

Before:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity incomplete_mux is
Port ( clk : in STD_LOGIC;
       a,b,c,d : in STD_LOGIC;
       sel : in STD_LOGIC_VECTOR (1 downto 0);
       op : out STD_LOGIC);
end incomplete_mux;
architecture Behavioral of incomplete_mux is
begin
process (clk)
begin
  if rising_edge(clk) then
   case sel is
      when "00" => op <= a;
      when "01" => op <= b;
     when "10" => op <= c;
      when others => null;
    end case;
  end if;
end process;
end Behavioral;
```

```
After:
```



```
process (clk)
begin
    if rising_edge(clk) then
        case sel is
        when "00" => op <= a;
        when "01" => op <= b;
        when "10" => op <= c;
        when "11" => op <= a;
        end case;
        end if;
end process;
end Behavioral;</pre>
```

# UTIL-203: Large ROM Inferred using Distributed RAM

ROMs whose array depth is significantly over 64 bits are better inferred into Block RAM. The synthesis tool tries to do this by default but sometimes it is unable to do so due to coding or constraint restrictions.

The primary reason for not inferring a Block RAM is a missing output register. Block RAMs only support a synchronous read, but Distributed RAMs do not have this requirement. The second reason when reading the array or a ROM\_STYLE attribute forcing the type of resource that must be inferred.

By making a simple modification, you can expect improvements in LUT utilization, timing, and where applicable, congestion.





### Verilog Code Example

#### Figure 256: Before

```
module sp rom (clk, en, addr, dout);
input clk;
input en;
input [5:0] addr;
output [83:0] dout;
reg [83:0] data;
// Combinatoral read process prevents Block RAM usage
always comb
                 Ι
begin
  data <= 84'h11223344;</pre>
    case(addr)
      6'b000000: data <= 84'hFF200A; 6'b100000: data <= 84'hFF2222;
      6'b000001: data <= 84'hFF0300; 6'b100001: data <= 84'hFF4001;
      . . .
      6'b011111: data <= 84'hFF0102; 6'b111111: data <= 84'hFF400D;
      default: data <= 84'hFF00111;</pre>
    endcase
end
assign dout = data;
```

endmodule





#### Figure 257: After

```
module sp rom (clk, en, addr, dout);
input clk;
input en;
input [5:0] addr;
output [83:0] dout;
reg [83:0] data;
always @(posedge clk) // Add an ortput register to help this ROM get
                 // inferred as block RAM.
begin
  data <= 84'h11223344;
  if (en)
    case(addr)
      6'b000000: data <= 84'hFF200A; 6'b100000: data <= 84'hFF2222;
      6'b000001: data <= 84'hFF0300; 6'b100001: data <= 84'hFF4001;
      . . .
      6'b011111: data <= 84'hFF0102; 6'b111111: data <= 84'hFF400D;
      default: data <= 84'hFF00111;</pre>
    endcase
end
assign dout = data;
```

endmodule



### **VHDL Code Example**

#### Figure 258: Before

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity sp rom is
    Port ( clk : in STD LOGIC;
           en : in STD LOGIC;
           addr : in STD LOGIC VECTOR (9 downto 0);
           dout : out STD LOGIC VECTOR (15 downto 0));
end sp rom;
architecture Behavioral of sp_rom is
signal data : STD LOGIC VECTOR(15 downto 0);
begin
-- Unregistered ROM read prevents Block RAM usage
process (addr, en)
begin
    if (en = '1') then
      case (TO INTEGER(UNSIGNED(addr))) is
         when 0 => data <= X"3423";</pre>
         when 1 => data <= X"ED77";</pre>
          . . .
         when 1023 => data <= X"CD34";</pre>
         when others => data <= X"0111";</pre>
      end case;
   end if;
end process;
dout <= data;
end Behavioral;
```



```
Figure 259: After
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity sp rom is
    Port ( clk : in STD_LOGIC;
           en : in STD LOGIC;
           addr : in STD_LOGIC_VECTOR (9 downto 0);
           dout : out STD LOGIC VECTOR (15 downto 0));
end sp rom;
 Ι
architecture Behavioral of sp rom is
signal data : STD_LOGIC_VECTOR(15 downto 0);
begin
-- Register process to enable inference of Block RAM
process (clk)
begin
  if rising_edge (clk) then
    if (en = '1') then
      case (TO INTEGER(UNSIGNED(addr))) is
         when 0 => data <= X"3423";</pre>
         when 1 => data <= X"ED77";</pre>
         . . .
         when 1023 => data <= X"CD34";</pre>
         when others => data <= X"0111";</pre>
      end case;
   end if;
  end if;
end process;
dout <= data;
end Behavioral;
```

# **Reference Design Files**

Download the reference design files associated with this appendix from the Xilinx website.



# Appendix C

# Additional Resources and Legal Notices

# **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

# **Solution Centers**

See the Xilinx Solution Centers for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

# **Documentation Navigator and Design Hubs**

Xilinx<sup>®</sup> Documentation Navigator (DocNav) provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

- From the Vivado<sup>®</sup> IDE, select Help → Documentation and Tutorials.
- On Windows, select Start → All Programs → Xilinx Design Tools → DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In DocNav, click the **Design Hubs View** tab.
- On the Xilinx website, see the Design Hubs page.

Send Feedback



Note: For more information on DocNav, see the Documentation Navigator page on the Xilinx website.

# References

These documents provide supplemental material useful with this guide:

- 1. Vivado Design Suite User Guide: Using the Vivado IDE (UG893)
- 2. Vivado Design Suite User Guide: Using Tcl Scripting (UG894)
- 3. Vivado Design Suite Tcl Command Reference Guide (UG835)
- 4. Vivado Design Suite User Guide: System-Level Design Entry (UG895)
- 5. Vivado Design Suite User Guide: Using Constraints (UG903)
- 6. UltraFast Design Methodology Guide for Xilinx FPGAs and SoCs (UG949)
- 7. Vivado Design Suite User Guide: Implementation (UG904)
- 8. Vivado Design Suite User Guide: Power Analysis and Optimization (UG907)
- 9. 7 Series FPGAs Clocking Resources User Guide (UG472)
- 10. Vivado Design Suite Properties Reference Guide (UG912)
- 11. All Vivado Design Suite Documentation

# **Training Resources**

Xilinx provides a variety of training courses and QuickTake videos to help you learn more about the concepts presented in this document. Use these links to explore related training resources:

- 1. Designing FPGAs Using the Vivado Design Suite 1
- 2. Designing FPGAs Using the Vivado Design Suite 2
- 3. Designing FPGAs Using the Vivado Design Suite 3
- 4. Designing FPGAs Using the Vivado Design Suite 4
- 5. Vivado Design Suite QuickTake Video Tutorials
- 6. Vivado Design Suite QuickTake Video: Advanced Clock Constraints and Analysis
- 7. Vivado Design Suite QuickTake Video: Analyzing Implementation Results
- 8. Vivado Design Suite QuickTake Video: Timing Analysis Controls
- 9. Vivado Design Suite QuickTake Video: Cross Clock Domain Checking CDC Analysis



# **Please Read: Important Legal Notices**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https:// www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

#### AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

#### Copyright

© Copyright 2012-2021 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.