

Vivado Design Suite User Guide

Creating and Packaging Custom IP

UG1118 (v2021.1) June 30, 2021





Revision History

The following table shows the revision history for this document.

| Section | Revision Summary |
|---------------------------|-----------------------------------|
| 06/30/2021 Version 2021.1 | |
| General | Updated the Introduction section. |



Table of Contents

Chapter 1: Creating and Packaging Custom IP

| Introduction | 5 |
|------------------------------|---|
| Supported IP Packager Inputs | 7 |
| Outputs from IP Packager | 8 |
| Using the Packager Settings | 8 |

Chapter 2: IP Packaging Basics

| Introduction | 11 |
|--|----|
| Top-Level HDL Requirements | 11 |
| Inferring Signals | 13 |
| Packaging a Design with Global Include Files | 16 |
| Constraints Requirements | 16 |
| Upgrading Custom IP | 18 |
| Editing an Existing Custom IP | 20 |
| Setting a Dependency Expression | 26 |
| Versioning and Revision Control | 27 |
| Archiving your Current Project | 28 |

Chapter 3: Using the Create and Package New IP Wizard

| Introduction | 29 |
|--|----|
| Using the Create and Package IP Wizard | 30 |
| Packaging Your Current Project | 32 |
| Packaging a Block Design | 34 |
| Packaging a Specified Directory | 39 |
| Creating a New AXI4 Peripheral | 41 |
| Using XPMs | 43 |

Chapter 4: Packaging IP

| Introduction | 44 |
|--------------------------|----|
| Identification | 45 |
| Compatibility | 48 |
| File Groups | 53 |
| Customization Parameters | 61 |

E XILINX_®

| Ports and Interfaces | 68 |
|-----------------------|----|
| Addressing and Memory | 79 |
| Customization GUI | 82 |
| Review and Package | 85 |

Chapter 5: Creating New Interface Definitions

| Introduction | 88 |
|---------------------------------------|----|
| Creating a New Interface Definition | 89 |
| Using the Interface Definition Editor | 90 |
| Re-Editing Interface Definitions | 94 |
| Using a New Interface Definition | 94 |

Chapter 6: Encrypting IP in Vivado

| IEEE 1735 Trust Model |
|--|
| |
| Access Rights Management |
| Understanding IEEE 1735 Structural Elements |
| Understanding How Rights Affect Vivado Tools 104 |
| RTL Encryption Examples 106 |
| Encrypting IP with Vivado 107 |
| Encrypting a Checkpoint with Vivado 109 |
| Best Practices |
| Known Limitations |

Appendix A: Standard and Advanced File Groups

| Introduction | 112 |
|----------------------|-----|
| Standard File Groups | 112 |
| Advanced File Groups | 113 |

Appendix B: Additional Resources and Legal Notices

| Xilinx Resources | 116 |
|---|-----|
| Solution Centers | 116 |
| Documentation Navigator and Design Hubs | 116 |
| References | 117 |
| Please Read: Important Legal Notices | 119 |



Chapter 1

Creating and Packaging Custom IP

Introduction

Using the Vivado[®] IP packager flow gives you a consistent experience whether using Xilinx[®] IP, third-party IP, or customer-developed IP.



IMPORTANT: Some Xilinx IP requires licensing. After purchasing the required license, you can include Xilinx IP in your design.

Figure 1-1 shows the flow in the IP packager and its usage model. With the Vivado IP packager an IP developer can do the following:


- Create and package files and associated data in an IP-XACT standard format.
- Add IP to the Vivado IP catalog.
- Deliver packaged IP to an end-user in a repository directory or in an archive (.zip) file.

After you distribute IP, an end-user can create a customization of that IP in their designs.

Before packaging your RTL as an IP, it is recommended you do the following:

- Verify the design sources by running synthesis (see Vivado Design Suite User Guide: Synthesis (UG901) [Ref 11] and implementation (see Vivado Design Suite User Guide: Implementation (UG904) [Ref 13]).
- Verify the design simulates as expected (see Vivado Design Suite User Guide: Logic Simulation (UG900) [Ref 10]).
- If using Xilinx parameterized macros (XPMs), see Using XPMs in Chapter 3.





X14070-030917

Figure 1-1: IP Packaging and Usage Flow



Navigating Content by Design Process

Xilinx[®] documentation is organized around a set of standard design processes to help you find relevant content for your current development task. This document covers the following design processes:

Hardware, IP, and Platform Development

Creating the PL IP blocks for the hardware platform, creating PL kernels, subsystem functional simulation, and evaluating the Vivado® timing, resource use, and power closure. Also involves developing the hardware platform for system integration. Topics in this document that apply to this design process include:

- Upgrading Custom IP
- Editing an Existing Custom IP

Supported IP Packager Inputs

The Vivado IP packager supports the following input file groups:

- HDL synthesis
- HDL simulation
- Documentation
- HDL test bench
- Example design
- Implementation files (only includes implementation XDC constraints and not DCP files)
- Drivers
- GUI customization
- Block Design (BD) files from Vivado IP integrator (including Modular Reference RTL)

Note: For files which must be placed in specific directories, folder structures must be first created in the IP directory. One example may include driver files in a data directory.



TIP: You can encrypt source files, or modules and architectures defined within the source files to protect the IP. See Chapter 6, Encrypting IP in Vivado for more information.

If you have -verilog_define options, create a Verilog header file and put those options there.





IP packager can designate as many or as few file groups as is appropriate to the IP. There is no requirement for a minimum set of file groups; however, the IP packager **IP File Groups** page presents a *typical* set of file groups, based upon the packaged project sources. When any of these file groups are empty, the final Review and Package page issues a warning about missing file.



IMPORTANT: The Vivado IP packager does not support IP in the Core Container format. Disable the Core Container feature for all IP prior to packaging. For more information on Core Container, see this link in the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 9].

Outputs from IP Packager

The IP packager generates the following outputs:

- An XML file based on the IP-XACT standard, component.xml. The component.xml is located in the IP root directory, and identifies the IP definition information. The associated files of the custom IP are relative to the IP-XACT XML file.
- An XGUI customization Tcl file. The XGUI customization Tcl file is located in the <IP root directory>/xgui, and contains the customization GUI of the custom IP from the IP catalog.
- Files that are categorized in directories based on usage (for examples, see: /src, /sim, /doc).
- Any IP catalog directories that you create to contain the packaged IP.

See Table 3-1, Directory Inference Recommendation in Chapter 3 for a list of directories that are typically packaged.

If you package the project remotely, the IP packager copies the associated IP files to the selected IP location.



CAUTION! The IP packager output files are not intended for manual editing.

Using the Packager Settings

The following steps are to set Packager default behavior in a project.

To set the Packager options:



1. From **Tools > Settings**. Select **IP** from Project Settings, and click the **Packager** option under IP, shown in Figure 1-2.

| 2- | IP > Packager | | |
|---|-----------------------|--|-----------|
| Project Settings General | | s related to IP Packager. | 🔶 |
| Simulation | Default Values | | |
| Elaboration Synthesis | | ng values will be automatically applied after ager Wizard. | finishing |
| Implementation | Vendor: | xilinx.com | 8 |
| Bitstream V IP | Library: | user | 8 |
| Repository | Category: | /UserlP | \otimes |
| Packager | IP locatio <u>n</u> : | /ip_repo | \otimes |
| Fool Settings Project | Automatic Beh | avior | |
| IP Defaults Source File | After Pack | aging | |
| Display | Cre | ate archive of IP | |
| WebTalk | 🖌 Add | IP to the IP Catalog of the current project | |
| Help > Text Editor | | se IP Packager window | |
| 3rd Party Simulators | | ude Source project archive | |
| > Colors Selection Rules | Edit IP in IP | Packager | |
| Shortcuts | 🗹 Del | ete project after packaging | |
| > Strategies > Window Behavior | Create a list of | to Filter on Add Directory file extensions that will be automatically filte ory to a File Group. | red when |
| | + - | | |
| | | No content | |
| | | OK Cancel Apply | Restore |

Figure 1-2: IP Project Setting: Packager



- 2. Set the following options:
 - In **Default Values**:
 - **Vendor**: Sets the vendor name when packaging a new IP. This is, for example, the top domain name of a company.
 - **Library**: Sets the associated library for the IP. This category, along with the Vendor are used in conjunction with the IP name to create a unique identifier.
 - **Category**: Specifies the categories in the IP catalog in which to place the IP. For example, /UserIP.
 - IP Location: Specifies the location to use for your packaged IP.

Note: If necessary, you can override the default values during the IP packaging process.

- 3. In Automatic Behavior, check or uncheck the options you want:
 - After Packaging:
 - **Create archive of IP**: This option automatically creates an archive (ZIP format) of the IP. For information on how to set the location of a ZIP file, see Archiving an IP Project.
 - Add IP to the IP Catalog of the current project: Adds the current IP to the IP catalog.
 - **Close IP Packager window**: Closes the Package IP window automatically when IP packaging is complete.
- 4. In the **Edit IP in IP Packager**, check or uncheck the **Delete project after packaging** checkbox to remove the iterative editing project after the IP is re-packaged.
- 5. In **File Extensions to Filter on Add Directory**: Add extensions (for example, TXT) to automatically filter when selecting a directory to include in a **File Group** when packaging an IP.

For more information about IP settings, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 9].



Chapter 2

IP Packaging Basics

Introduction

This chapter describes some of the basic use cases of creating and packaging custom IP. Some of the topics include HDL requirements, versioning, editing an existing custom IP, and using expressions.

It is recommended that certain actions are taken to ensure a smooth and flexible experience when creating your custom IP. These recommendations are for working within the framework of the Vivado IDE.



IMPORTANT: Some Xilinx IP requires licensing. After purchasing the required license, you can include Xilinx IP in your design.

IP Packager Wizard Options

The IP packager provides you with the ability to package a design at different stage of the design flow and deploy the core as system-level IP.

There are three different options for IP Packager Wizard:

1. **Package your current project**: when selected, this option uses current Vivado project as the HDL sources for creating the new IP Definition. After the wizard completes, it packages the current project as an IP for inclusion in the IP repository.

Use case and benefit: with this option, IP Packager automatically infers the file types (For Example: synthesis/simulation/etc.) required for packaging the IP by looking at the file structure within the current Vivado project.

Limitations:

 Packaging a project containing a BD will lose BD's boundary properties or meta-data (For Example: FREQ_HZ, X_INTERFACE_* attributes, etc). To retain this information, it must be manually added or copied from the BD wrapper file (For Example: design_1.v) into the top source file of the project.



- Packaging a project with DCP sources is not allowed.
- Package a block design from the current project: when selected, this option ONLY uses block design sources within the current Vivado project for creating a new IP. After the wizard completes, it packages the BD project as a packaged IP for inclusion in a user IP repository.

Use case and benefit: this is the preferred option if the user intent is to only package a BD with its top-level HDL wrapper. This option will preserve all the addressing information within the block design as well. With this option, you correctly package the files associated with a block design (BD). IP Packager looks at the BD design file and directory structure within the current Vivado project and automatically infers the proper files for packaging the BD.

Limitations:

- Packaging a BD is a snapshot of the block design. After packaging, it is a static IP and not an editable or dynamic block design.
- Packaging a BD with RTL Module References is supported. However, packaging a BD with Block Design Containers is not supported.
- Packaging a BD that includes CIPS or NOC Versal IPs is not allowed.
- SmartConnect and AXI Interconnect address information is fixed within a packaged IP.
- 3. **Package a specified directory**: when selected, this option uses the sources within the specified folder as the HDL sources for creating the new IP Definition. After the wizard completes, it packages the content of the specified folder as an IP for inclusion in the IP repository.

When packaging a specified directory, the custom IP is packaged through an edit IP project. The default options create an edit-IP-project in the project temporary location. The edit IP project can be saved for future editing, but a new edit IP project can always be created later

Use the **Package as a library core** option for IP libraries that are not to be used as a standalone IP. Instead, these libraries are needed in order to package a main IP. Once you determine all the needed files, you can package them as library cores (or sub-cores), add them to the IP catalog, and then use them to package the main IP.

Use case and benefit: with this option, IP Packager does not need to look at file structure within a Vivado project to package an IP. Instead, IP Packager infers the file types (For Example, synthesis/simulation/etc.) required for packaging from the content and structure of the specified directory. It is advised that for the best result, the specified directory contain a proper folder structure for different types of IP sources as described in Table 3-1.





IP Packager Output Rules and Limitations:

- Addressing: packaging output loses addressing information. Top level module that instantiates the IP cannot modify its addressing.
- Parameter Propagation: packager output does not provide access to parameter propagation. However, IP Packager can be guided by pragmas.
- ELF Association: IP Packager does not support associated ELF files for simulation. It supports ELF files associated with synthesis.
- IP Packager also does not provide usage of the following capabilities: TTcl/XIT, hierarchical IP, creation of dynamic HLS IP, visibility into HW flows.

Top-Level HDL Requirements

The IP packager supports HDL synthesis language constructs for the top-level HDL file of the IP. Following these requirements ensures proper functionality of your custom IP.

• The IP packager supports Verilog and VHDL as a top-level.



IMPORTANT: If you have a SystemVerilog or VHDL-2008 as a top-level design file, create a Verilog or VHDL wrapper file prior to packaging.

- The supported SystemVerilog constructs are the same as those supported in Xilinx synthesis. See this link for a list of supported SystemVerilog constructs from the *Vivado Design Suite User Guide: Synthesis* (UG901) [Ref 11].
- All IP used within the Vivado IP catalog support multi-language usage, which allows the end user to generate an HDL wrapper for a language different than your IP.
- To avoid conflicts, avoid using HDL language keywords within the design.
- To ensure that the custom IP simulates properly when using VHDL, set the top-level ports to be std_logic or std_logic_vector.

Regardless of the top-level port type, when you synthesize the IP out-of-context (OOC), the resulting IP netlist ports are converted to std_logic or std_logic_vector. The converted netlist ports could cause type mismatch issues with RTL simulation.

For Verilog, module declarations with complex or split ports are not supported.



RECOMMENDED: Modify the module declaration to remove these port types, or create a wrapper file around the module to contain only the supported port types for packaging your design.





As an example, the following module declaration contains unsupported complex and split port types:

```
module top({in1, in2}, out[0], out[1]);
input in1, in2;
output [1:0] out;
endmodule
```

Custom Functions in HDL

The Vivado IP packager requires that the IP ports are contained within the port description of the HDL file; therefore, the IP packager does not support custom functions defined in your HDL.



RECOMMENDED: The recommendation for ports that require a custom function is to change your algorithm into a supported mathematical expression in either the HDL or the IP packager.

The Vivado IP packager supports standard arithmetic and logical operators to create the desired mathematical expression. To support complex mathematical expressions, the IP packager supports XPATH functions. The following table lists the supported XPATH functions.

| Table 2-1: | Supported XPATH Functions |
|------------|--------------------------------|
| | Supported All All I directions |

| XPATH Function | | | | |
|---|--|--|--|--|
| number max (number, number) | | | | |
| number min (number, number) | | | | |
| number sum (number, number) | | | | |
| number log (base number, number) | | | | |
| number pow (number, exp number) | | | | |
| number floor (number) | | | | |
| number ceiling (number) | | | | |
| number round (number) | | | | |
| number abs (number) | | | | |
| boolean not (boolean) | | | | |
| boolean true () | | | | |
| boolean false () | | | | |

For more information on XPATH and the supported functions, see the W3Cx website.

For example, the following Verilog code declares an output port whose width is defined from a ceil_log2 function call on the max_count parameter. The function calculates the log base 2 of the input and returns the smallest integer that is *not less* than the log result.

```
output [ceil_log2(max_count)-1:0] count;
```



To convert this function into an expression that the IP packager can use, replace the custom function with XPATH functions. This change does not occur in the HDL because the custom function is still used, but the IP packager uses a different mechanism for calculating the correct value. The following XPATH expression produces the same result as the custom function as described.

ceiling(log(2, \$max_count))-1

The expression contains the XPATH log() function which is passed the base 2, and the value of the max_count parameter. The output of the log() function is passed to the ceiling() function to return the smallest integer not less than the log result. Finally, one is subtracted from the final ceiling result.

For more information on setting the XPATH functions on ports in your custom IP, see the Ports and Interfaces section.

Inferring Signals

This section describes inferring clock and reset interfaces, and gives a brief description of AXI signals.

Inferring Clock and Reset Interfaces

The Vivado IP packager can automatically infer interfaces for clock and reset signals for your IP. This helps the use of custom IP in the IP integrator for validating clock and reset signals within the block diagram. There is a required nomenclature to properly infer clock and reset interfaces. If the reset signal does not contain the required nomenclature, you can manually create the interface and set the properties accordingly.



IMPORTANT: The IP Packager checks for the ASSOCIATED_BUSIF parameter for all clock interfaces. The reason for the warning is that the IP integrator tool works best with interfaces, and it expects that the user would typically be using AXI interfaces. If you do not have any bus interfaces in your design, you can safely ignore this warning. For more information on parameters related to clock interfaces, see this link in the Vivado Design Suite User Guide: Designing IP Subsystems Using IP Integrator (UG994) [Ref 23].

The following table describes how the reset is inferred based upon the naming of the signal.

Note: The [*_] and [_*] are optional and the * matches any text. Also, note that naming is case-insensitive.



| Table 2-2: | Reset Signal Naming |
|------------|---------------------|
|------------|---------------------|

| *_]aresetn |
|---------------|
| *_]axi_resetn |
| *_]reset[_*] |
| *_]resetin |
| *_]resetn |
| *_]rst |
| *_]rst_n |
| *_]rstin |
| *_]rstn |

For reset signals that end with *n* such as reset*n* and areset*n* which implies an active-Low signal, the interface automatically sets the POLARITY parameter to active_Low. This parameter is used in the Vivado IP integrator to determine if the reset is properly connected when the block diagram is generated. For all other reset interfaces, the POLARITY parameter is not set, and is determined through the parameter propagation feature of IP integrator. For more information on parameter propagation and IP integrator, see this link in the *Vivado Design Suite User Guide: Designing IP Subsystems Using IP Integrator* (UG994) [Ref 23].

Inferring Clock Interfaces

To properly infer a clock interface, the clock signal needs to have a required nomenclature as well. The following table describes how the clock signals are named.

If the clock signal does not contain the required nomenclature, the interface can be manually created and the properties set accordingly.

Note: The [*_] and [_*] are optional and the * matches any text. Also, note that naming is case-insensitive.

| [*_]clk |
|---------------|
| [*_]clkin |
| [*_]clock[_*] |
| [*_]aclk |
| [*_]aclkin |

Table 2-3: Clock Signal Naming



Inferring Differential Clock Interfaces

To properly infer a differential clock interface, each pin of the differential pair requires the same nomenclature, as shown in the following table.

| Table 2-4: | Differential Clock Interface Naming |
|------------|-------------------------------------|
|------------|-------------------------------------|

| [*_]clk_p | |
|-----------|--|
| [*_]clk_n | |

Inferring AXI Signals

Xilinx has adopted the Advanced eXtensible Interface (AXI) protocol for its Intellectual Property (IP) cores, the use of the protocol in your custom IP gives the flexibility to connect with other IP in the Vivado IP catalog. If the port signals of your custom IP adhere to the AXI naming conventions, the Vivado IP packager automatically infers the AXI interface.

The proper nomenclature to infer the AXI interface is to ensure that the port name consists of an interface name followed by the AXI signal name. Any name can be used for the interface as long as the name is consistent for each port. The following table is an example naming convention for inferring an AXI4-Stream interface with interface name s0_axis.

| Table 2-5: | Port Naming for AXI4-Stream Interface Nomenclature |
|------------|--|
|------------|--|

| s0_axis_tdata |
|----------------|
| s0_axis_tvalid |
| s0_axis_tready |
| s0_axis_tstrb |
| s0_axis_tkeep |
| s0_axis_tlast |
| s0_axis_tid |
| s0_axis_tdest |
| s0_axis_tuser |

For more information regarding the AXI interface, see the *Vivado Design Suite: AXI Reference Guide* (UG1037) [Ref 24].



Packaging a Design with Global Include Files

The Vivado IDE supports designating Verilog or Verilog Header files as global `include files to process before any other sources.

Note: This feature is not supported when packaging a custom IP.

After packaging, the Vivado tool treats global `include files as standard Verilog or Verilog Header files.

To package a design that uses global `include files, you must modify the HDL to place the `include statement at the top of any Verilog source file that references content from another Verilog or Verilog header file.

Constraints Requirements

The IP packager supports constraints files (XDC) along with RTL files. The following are the supported XDC file types:

- XDC to be used during synthesis and implementation (default)
- XDC to be used only during implementation
- XDC for use only during out-of-context (OOC) synthesis

This section describes the following concepts:

- Managing Out-of-Context Constraints
- Processing Order of Constraints

For more details on IP constraints, see *Vivado Design Suite User Guide: Using Constraints* (UG903) [Ref 12], and for constraints in general see *Vivado Design Suite User Guide: Synthesis* (UG901) [Ref 11].



Managing Out-of-Context Constraints

By default, IP are synthesized out-of-context (OOC) of the top-level design. When you use the out-of-context flow, an OOC flow-only XDC is required for sequential logic timing during Vivado synthesis. This XDC file provides clock definitions for clocks from the top-level, either from the user or from another IP.

When creating your custom IP, it is recommended that you include an OOC XDC file to provide these clock definitions for synthesizing the IP standalone.

For more information on the OOC flow, see the following documents:

- Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 9]
- Vivado Design Suite User Guide: Synthesis (UG901) [Ref 11]

Note: For Xilinx delivered IP, the OOC XDC file has _ooc appended to the filename. This is not a requirement, because the USED_IN file property determines if it is an OOC XDC file, not the filename.

In a typical design, an IP receives some of its required constraints from the top-level design. For example, if your custom IP does not directly interface with the device boundary, it typically relies on the parent design to supply the input clock definitions. The OOC XDC file generally only contains these input clock definitions. This is required so that clock definitions exist when the IP is synthesized OOC of the top-level constraints. While this is not a requirement, it is not recommended to add any additional constraint types. During implementation of the entire design, the IP netlists link with the top-level netlist and the OOC XDC is not required.

There are two instances in which an IP must have the input clock definition in the IP XDC file instead of the OOC XDC file, which are, as follows:

- IP contains a clock definition connected to an input buffer
- IP contains a clock definition internal to the IP

In OOC mode, Vivado synthesis does not insert I/O buffers.

- If your custom IP port has an instantiated input buffer, leave the input clock definition in your IP XDC file.
- If the input clock definition is defined on an internal element of the IP, such as a Flip-Flop or a GT, leave the input clock definition in the IP XDC file.
- If your use case does not fall into one of the two categories, move the clock definition to the OOC XDC file.

After the OOC XDC file is created, set the USED_IN property to out_of_context. This marks the XDC file to be processed in the OOC flow only.







IMPORTANT: The USED_IN property for an OOC XDC file should be {synthesis implementation out_of_context}. If it is only set to out_of_context, it is not used during synthesis or implementation.

Processing Order of Constraints

The Vivado IP that deliver constraints are processed either before or after the user design constraints. For more information on using constraints, see this link in the *Vivado Design Suite User Guide: Using Constraints* (UG903) [Ref 12].



IMPORTANT: An XDC marked as OUT_OF_CONTEXT is processed before all other XDC files used in the IP, including those marked to have a PROCESSING_ORDER value of EARLY. The default value of PROCESSING_ORDER is NORMAL. There is also a LATE value.

When creating your custom IP, you must determine the order in which the constraints are processed in the context of a user design. The IP packager inherits the processing order set on the constraint files in the project. Set these properties properly in your project prior to packaging the IP. The constraints delivered for an IP only support two processing orders: EARLY and LATE. All constraints marked as the default of NORMAL are converted to EARLY.

By default, top-level user constraints have the processing order set to NORMAL, which comes between EARLY and LATE. This way an IP can provide output clocks that the top-level reference in an EARLY XDC as well as allow for the top-level constraints to override an IP constraint if needed.

If an IP constraint has a dependency to a top-level constraint, such as a top-level clock object, place the constraint in an XDC marked as LATE. This ensures that the required object is present when the IP constraint is processed. In the case of the IP being synthesized out-of-context, the OOC XDC provides the top-level clock object.

Note: Xilinx IP XDC files that have their PROCESSING_ORDER property set to LATE are named <IP_NAME>_clocks.xdc. This naming convention is not required for a custom IP.

Most constraints for an IP belong in the EARLY processing order. The constraints marked for LATE require user constraints prior to processing. This generally refers to clock dependencies.

Upgrading Custom IP

A custom IP upgrades as every other IP in the Vivado IP catalog. The difference is how the custom IP is edited to create a new version or revision to which to upgrade. For more information on the process of upgrading IP, see this link in the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 9].



For custom IP, you do not have to upgrade when a newer version is available in the IP catalog. All versions, if accessible in the IP catalog, are available for customization and use; however, when using Xilinx IP in your custom IP, moving to a new Vivado release could cause the custom IP to become locked.

This IP lock is because the IP used in the custom IP must be upgraded. If you do not want to update any information for the custom IP, you must ensure all the output products are fully generated from the previously supported release.



IMPORTANT: For Xilinx IP, only one version of an IP is delivered in each release of the Vivado Design Suite.

In the report IP status example, shown in the following figure, the status reports the IP definition has missing subcores.

Because Vivado only supports the latest version of a Xilinx IP, the previous version of IP used when creating a custom IP no longer exists and appears as missing in Vivado.

| Tcl Console Mes | ssages Log Reports | Design Runs | IP Status 🛛 🗙 | | | | |
|-------------------|---------------------------|--------------------|-----------------|------------|---------------|-----------------|--------------|
| Q ¥ € C | Hide All | | | | | | |
| Source File 🔷 🐴 1 | IP Status | R | Recommendation | Change Log | IP Name | Current Version | Recommende |
| 후 wave_gen_0 | IP definition refers to m | issing subcores Re | epackage compon | ent | wave_gen_vl_0 | 1.0 (Rev. 2) | 1.0 (Rev. 2) |

Figure 2-1: Locked Custom IP in Report IP Status View

To create a new version of the custom IP:

1. Edit the IP in an Editing IP project or in the original project from which the IP was packaged. For more information on creating and using an Editing IP project, see the Editing an Existing Custom IP section.



RECOMMENDED: Review the All dependency expressions will be evaluated as a tcl expr code. section to understand how to properly maintain versions of your custom IP.

- 2. In the Vivado project used to edit the custom IP, upgrade the Xilinx IP. After the upgrade of the IP is complete, ensure that the custom IP operates as expected and make any additional modifications to keep functionality.
- Ensure the Package IP window has fully merged the changes and repackage the IP. For more information on the Package IP window, see Packaging a Specified Directory in Chapter 3.

Referencing the previous report IP status example, in Figure 2-2, with the updated custom IP, the report IP status view now reflects the new available version.



| IP Status | | | | | | | | | ? _ D @ X |
|---|--------------|-------------------------|----------------|------------|----------------------------------|-----------------|---------------------|----------|-----------------|
| Q 😤 🖨 C I Minor Change (1) I Revision Change (1) Hide All | | | | | | | | | |
| Source File | \checkmark | IP Status | Recommendation | Change Log | IP Name | Current Version | Recommended Version | License | Current Part |
| Clk_core | \checkmark | IP minor version change | Upgrade IP | More info | Clocking Wizard | 5.3 (Rev. 3) | 5.4 | Included | xc7k70tfbg676-1 |
| 🋂 char_fifo | \checkmark | IP revision change | Upgrade IP | More info | FIFO Generator | 13.1 (Rev. 3) | 13.1 (Rev. 4) | Included | xc7k70tfbg676-1 |
| ∛a char_fifo | | IP revision change | Upgrade IP | | FIFO Generator grade Selected | 13.1 (Rev. 3) | 13.1 (Rev. 4) | Included | xc7k70tfbg676 |

Figure 2-2: Custom IP with Minor Version Change

The custom IP can now be upgraded to the latest version supported with the current Vivado release.

Editing an Existing Custom IP

After you create a custom IP, you can modify that IP. There are a few possible options for editing the existing custom IP:

- Edit the IP in an existing project
- Edit the IP in a new editing IP project

For more information on creating a version for your custom IP, see All dependency expressions will be evaluated as a tcl expr code..



IMPORTANT: When you package a custom IP, the IP definition is placed at a location relative to the project source files. Add the files to your custom IP below the IP definition file; this ensures that the newly merged files are added as relative paths instead of absolute paths.

Editing Your IP in an Existing Project

To edit your IP in an existing project:

1. Open the existing project from which the IP was originally created and then, from the **Tools** menu, select **Create and Package New IP**.

Note: This option only exists for projects with an associated IP-XACT component.xml file.

A dialog box opens, as shown in Figure 2-3, and asks if you want to overwrite the existing definition.






Figure 2-7: **Overwrite Existing IP Definition**

- 2. With the Package IP window open, add, remove, or modify the source files in the project or adjust settings in the **Packaging Steps**. For more information on each of the packaging steps, see Chapter 4, Packaging IP.
- 3. After you complete the modifications to your custom IP, select the Review and Package step in the Package IP window and select **Re-Package IP**.



IMPORTANT: When you package a custom IP, the IP definition file (xml) is placed at a location relative to the project source files. Add the files to your custom IP in a directory below the IP definition file (xml); this ensures that the newly merged files are added as relative paths instead of absolute paths

Editing Your IP in a New Editing IP Project

If you do not have the original packaging project available, or would like to edit the IP in a new project, you can open a new editing IP project from the Vivado IDE, as follows:

- 1. Open any Vivado project with the repository for your custom IP.
- 2. From the Flow Navigator, select the IP Catalog.
- 3. Right-click the custom IP you would like to edit, and select **Edit in IP Packager**, as shown in Figure 2-8.



| Project Summary × IP Catalog | × Package IP - generic_baseblocks | _v |
|------------------------------|-----------------------------------|------|
| Cores Interfaces | | |
| ¥ ♦ ¥ + ≯ ₽ | 😟 🟮 🔍 user | |
| Name | ∧1 AXI4 S | stat |
| ✓ 	☐ UserIP | | |
| 👎 generic_baseblocks_v2_1 | 0 comparator P | 'n |
| | Properties Ctrl+E | |
| | IP <u>S</u> ettings | |
| | Add Repository | |
| | Refresh All Repositories | |
| | <u>C</u> ustomize IP | |
| | Edit in IP Packager | |
| | Disabl <u>e</u> IP | |
| > | X Delete IP Delete | |
| e | License Status | |
| | Compatible <u>F</u> amilies | |
| Details | Answer Records | |

Figure 2-8: Edit in IP Packager Option

4. The Edit in IP Packager dialog box opens for you to select the name and location of the edit IP project, as shown in the following figure.

| 🔥 Edit in IP Packag | ger | × |
|--|--|--------|
| Choose a project nar | ne and location for editing. | A |
| <u>P</u> roject name: Project <u>l</u> ocation: Edit IP project will | generic_baseblocks_v2_1_0_comparator_sel_v1_0_project c:/temp/project_ip/project_ip.tmp/edit_ip_project.tmp be created at:cks_v2_1_0_comparator_sel_v1_0_project | 0 |
| | OK | Cancel |

Figure 2-9: Edit in IP Packager Dialog Box

5. Click **OK**.

A new Vivado project opens that contains the contents of the custom IP. The component.xml from the custom IP is associated with the new edit IP project and the Package IP window becomes available.



From this project, you can add, remove, or modify the source files in the project or adjust settings in the packaging steps.

For more information on each of the packaging steps, see Chapter 4, Packaging IP.



IMPORTANT: When adding files to your custom IP through the edit IP project, ensure that you have selected the **Copy sources into IP Directory** in the **Add Sources** dialog box.

6. After you complete the modifications to your custom IP, select the **Review and Package** step in the Package IP window and select **Re-Package IP**.

You are prompted if you would like to close the edit IP project.

7. Select **Yes** and, if you have previously selected the **Delete project after packaging option** in the IP Packager project settings, the edit IP project is deleted.

You can always open a new edit IP project if more edits are required.

Editing a Packaged Block Design

When packaging a block design (BD), the IP definition contains the files associated with the block design, and the diagram is maintained when you are archiving the packaged BD; otherwise the diagram for the BD is not maintained. When you are not archiving the packaged BD, only the HDL wrapper files which represent the diagram are included in the IP definition along with the associated IPs that were used within the BD.



IMPORTANT: Because the diagram of the block design is not maintained without using the Archive feature, it is not recommended to modify the packaged Block Design through the Edit in IP Packager flow. When opening an unarchived packaged block design in the Edit in IP Packager flow, the project is not recognizable compared to the original source block design.

Note: If Include source project archive option is enabled in the IP Project Settings, you need to re-package the Block Design. See Re-Packaging IP. This will override the existing IP Archive project and add the source files along with the IP and Block Design.

The modifications required in this unarchived state are, as follows:

- 1. Add the newly required IP or edit one of the existing IPs similar to a standard RTL project.
- 2. Manually edit the top-level wrapper file to connect and instantiate any additional or edited IP.

To modify an unarchived packaged block design (BD), follow the recommended method:

- 1. Add the original BD source into a new Vivado project or use the original Vivado project that contained the BD source.
- 2. Open the BD and make any necessary modifications.





- 3. Package the BD following the instructions in Using the Create and Package IP Wizard in Chapter 3.
- 4. Return to the Vivado project that uses the custom IP and upgrade the IP to the latest version.



IMPORTANT: To avoid errors when elaborating a BD that was packaged as an IP, name the BD something other than the default name. If the packaged BD uses the default name, and if you were to use this in a project and add it to a BD with which also uses the default name (or any name that matches), the project fails synthesis.

When packaging the BD after the modifications, it is important to use the same vendor, library, and name as for the previous IP VLNV. If the same information is not used, the upgrade process is not available for the modified custom IP. For more information about versioning, see All dependency expressions will be evaluated as a tcl expr code.

Adding an Example Design to the Packager

To add an example design with a packaged IP, complete the following steps:

1. Select the File Groups page and click the + Button.

| Project Summary × Package IP - wave_ge | en x |
|--|-------------------------------------|
| Packaging Steps | File Groups |
| ✓ Identification | Q 素 ≑ € + C |
| ✓ Compatibility | Name Add File Group ype |

Figure 2-10: Add File Group

2. Select the Examples file group to add, and click **OK**.



| Add File Group | × |
|---|----------------|
| Select File Group(s) to add. | 1 |
| File Group | |
| Q 素 ≑ | |
| Standard Synthesis Synthesis Memory Archive Simulation Simulation Memory Archive Product Guide Readme Examples Advanced | Î |
| Description | |
| Files that make up an example. Typically contains a constraint (XDC), HDL, TTCL and/or XIT files. viva will use these files to seed a new vivado example project and show this to the user for their OK C: | ado 🗘 ancel |
| Figure 2-11: Add File Group Dialog Box | |

This creates a file group for examples which will include constraint files, HDL sources (Verilog, VHDL) and any other files needed for an example design.

3. In the File Groups page, right-click on **Examples**, and select **Add Files** to add source files to the file group.

www.xilinx.com



| Project Summary × Package IP - wave_gen × | | | | |
|--|--|---|-------|---------------|
| Packaging Steps | File Groups | | | |
| ✓ Identification | Q ¥ € € | + C | | |
| Compatibility | Name | Library Name | Туре | ls Include |
| ✓ File Groups | Standard Synthesis (26) | | | |
| Customization Parameters | Simulation (24) | | | |
| Ports and Interfaces | Examples (0) Advanced | Add Files | | |
| Addressing and Memory | > Implement Control Contro Control Control Control Control Control Control Control Control Co | Add URL Add Sub-Core Reference Add File Group | | nce |
| × | < | Remove File (| Group | |
| Tcl Console Messages Log Reports Q ★ ♦ I ≪ ▶ ≫ + % | Design Runs C | Copy To Refresh Table | e | × |

Figure 2-12: Add File Group

Source files must contain an instantiation of the packaged IP.

4. Make additional adjustments to the IP configuration and package it.

To verify the example was added along with the packaged IP:

- 1. Open an additional project, and right-click on the IP.
- 2. Click Open IP Example Design.

A new example design project file is created with all the sources from the Examples directory. If the example design does not open, consult Xilinx Technical Support.

Setting a Dependency Expression

In the Vivado IP packager, you can use an expression for the following methods:

- Enabling or disabling ports or interfaces
- Enabling or disabling customization parameters
- Calculating the value of a customization parameter
- Calculating the width of a port



The syntax that evaluates the expression can reference parameters defined through the Customization Parameters page in the Package IP window.

The variable name of the parameter in the expression view is the parameter name. The variable name is case-sensitive and requires a (\$) sigil prefix before the variable name. For example, a parameter named BAUD_RATE has an expression variable reference of \$BAUD_RATE.

To create a functioning enablement or an editable expression, use the variable names with numeric and comparison operators to form a Boolean expression. For example:

\$BAUD_RATE == 115200 || \$BAUD_RATE == 57600

To create a functioning dependency expression, use the variable names to form a mathematical expression to generate a value. For example:

\$NUM_OF_BYTES*8

Table 2-6: Variable Names to Generate a Value

| Expression Type | Valid Operations |
|------------------|---|
| Operators | "div", "or", "and", "mod" |
| Functions | "number", "sum", "floor", "ceiling", "round", "not" |
| Literals | "true", "false" |
| Spirit Functions | "spirit:pow", "spirit:log", "xilinx:max" |

Note: All dependency expressions will be evaluated as a tcl expr code.

Versioning and Revision Control

Custom IP created by the IP packager contains a field for the version. The version information is set in the Identification page of the Package IP window, see Chapter 4, Packaging IP.

A <major#.minor#> numbering scheme unifies the IP version numbers, and a revision number field distinguishes slight changes in the same version. For more information, see the Xilinx IP Versioning page available from the Xilinx website: *Vivado IP Versioning* [Ref 1].

Each time the IP is re-packaged, if the version is not changed, the IP packager increments the revision number automatically. The Vivado IP catalog supports only a single version of a Xilinx-created IP per release; however, custom IP is not required to adhere to this behavior.

A custom IP can have multiple versions available in the IP catalog, and you can select any available version. You can also upgrade the currently used version of a custom IP to the latest available version.





IMPORTANT: The IP packager does not automatically archive and save previous versions of custom IP. Each time the IP is re-packaged, the IP location overwrites the data with the newer version of the IP.

To save a specific version of your IP prior to re-packaging, the recommended flow is to manually copy the packaged IP directory contents to a new location. The IP catalog can point to this new location to ensure the catalog can show both the original and updated version of the custom IP.

For more information on setting the custom IP location, see Using the Create and Package IP Wizard in Chapter 3.

When using revision control with your custom IP definition, the recommendation is to use an external repository location for your custom IP. By default, the Create and Package New IP wizard chooses a location relative to the project source files. By selecting a location outside of the project, the custom IP is separated from the project structure. Placing the project structure into revision control is *not recommended*. For more information on setting the custom IP location, see the Using the Create and Package IP Wizard.

RECOMMENDED: When you create an external repository, place the entire custom IP directory into the revision control system to preserve all the necessary outputs from the IP packager.



VIDEO: Review the Vivado Design Suite QuickTake Video: Vivado Design Suite Revision Control. For more information about revision or source control in the Vivado Design Suite, see this link in the Vivado Design Suite User Guide: Design Flows Overview (UG892) [Ref 5].

Archiving your Current Project

You can create an archive of your current project and attach it to relevant IP to create a re-entry flow using the edit_ip_in_project Tcl command.

See Archiving an IP Project with Source Files for more information about Archiving.



Chapter 3

Using the Create and Package New IP Wizard

Introduction



IMPORTANT: Some Xilinx IP requires licensing. After purchasing the required license, you can include Xilinx IP in your design.

The Vivado® Integrated Design Environment (IDE) Create and Package New IP wizard lets you create and package the following:

- IP using source files and information from a Vivado Design Suite project
- Block diagram (BD), XCI, and XCIX files
- IP from a specified directory
- A template for AXI4 peripherals that includes:
 - HDL files
 - Drivers
 - A test application
 - An example template
 - Verification IP: See the following documents for more information:
 - AXI Verification IP LogiCORE IP Product Guide (PG267) [Ref 32]
 - AXI4-Stream Verification IP LogiCORE IP Product Guide (PG277) [Ref 33]
 - Zynq-7000 SoC Verification IP (DS940) [Ref 34]
 - Zynq UltraScale+ MPSoC Verification IP (DS941) [Ref 35]

VIDEO: Vivado QuickTake Video: How to Use AXI Verification IP to Verify/Debug Using Simulation





The Create and Package New IP wizard can generate Xilinx-supported AXI interfaces. These are:

- **AXI4**: For memory-mapped interfaces, which allows burst of up to 256 data transfer cycles with a single address phase.
- **AXI4-Lite**: A light-weight, single transaction memory-mapped interface.
- AXI4-Stream: For high-speed streaming data.

For more information on the Xilinx adoption of AXI, see the *Vivado Design Suite: AXI Reference Guide* (UG1037) [Ref 24].

Note: For the simple purpose of adding custom RTL for use in IP integrator, the Module Reference feature is available and described at this link in *Vivado Design Suite User Guide: Designing IP Subsystems Using IP Integrator* (UG994) [Ref 23].

Using the Create and Package IP Wizard

From an open Vivado Project, the Create and Package New IP wizard takes you step-by-step through the IP creation and packaging steps.

To run the Create and Package New IP wizard:

1. From the **Tools** menu, select **Create and Package New IP**. The first page of the Create and Package New IP wizard opens, as shown in Figure 3-1.




Figure 3-1: Create and Package New IP Wizard



- 2. Use the wizard to accomplish one of these tasks:
 - Package a new IP for the Vivado IP Catalog: Guides you through the process of creating a new Vivado IP using source files and information from your current project or specified directory.
 - **Create a new AXI4 Peripheral**: Create a new AXI4 peripheral that includes HDL, drivers, a test application, and Verification IP (VIP) example template.
- 3. Click Next.

The Create Peripheral, Package IP, or Package a Block Design page opens, as shown in the following figure.

| 🝌 Create a | nd Package New IP | × |
|------------|--|-------|
| | eripheral, Package IP or Package a Block Design ct one of the following tasks. | 4 |
| Packa | ging Options | |
| 0 | Package your current project Use the project as the source for creating a new IP Definition. | |
| 0 | Package a block design from the current project Choose a block design as the source for creating a new IP Definition. | |
| | Select a block design: base_mb Package a specified directory | |
| ٢ | Choose a directory as the source for creating a new IP Definition. | |
| Create | AXI4 Peripheral | |
| 0 | Create a new AXI4 peripheral Create an AXI4 IP, driver, software test application, IP Integrator AXI4 BFM simulation and debug demonstration design. | |
| ? | < <u>B</u> ack <u>N</u> ext > <u>F</u> inish Ca | incel |

Figure 3-2: Create and Package New IP Wizard: Create Peripheral, Package IP, or Package a Block Design

- 4. Select one of the options:
 - Package your current project: See Packaging Your Current Project.
 - **Package a block design from the current project**: See Packaging a Block Design.
 - Package a specified directory: See Packaging a Specified Directory.
 - Create a new AXI4 peripheral: See Creating a New AXI4 Peripheral.
- 5. Click Next.



The next dialog box option differs, based upon the **Choose Create or Package** option you selected. The following sections describe these options.

Packaging Your Current Project

The **Package Your Current Project** option lets you package the files associated with your current Vivado project. The IP packager attempts to gather the necessary information about your IP and create a basic IP package in a specified location.

1. Select the **Package your current project** option and click **Next**.

The wizard page updates with the available options for packaging the current project as shown in the following figure.

| A Create and Package New IP | | × |
|--|--|------|
| Package Your Current Project | | |
| Select the directory where the IP Definition will be created project. | d and the associated options for packaging the current | 1 |
| IP location: c:/tutorials/workspace/ug1119-vivado- | creating-packaging-ip-design/lab_1/my_simple_uart.si | ••• |
| ? | < <u>B</u> ack <u>N</u> ext > <u>F</u> inish Ca | ncel |



2. In the Package Your Current Project dialog box, (Figure 3-3), provide the **IP location** information:

The directory in which the IP Packager creates the IP Definition. Generally, the IP location is the /sources directory of the project, which is the default. This location, if all the files are copied into the project, is relative to all the project files.

If files are stored remotely from the project source directory, the IP location is determined based upon where the majority of project files are relatively located.

If a location is selected outside of the hierarchical file paths of the project files, the Vivado IDE prompts you to copy the project source files into that IP location directory. This process copies all the remote files to the IP location into a directory based on their category (for example, src/, sim/).



The IP packager heuristic always copies remote files based on the file category regardless of IP location name.

The Vivado IDE creates a new, temporary editing project in the IP location for editing and modifying the newly created and packaged project.

Note: If the project you are packaging includes IP, packager includes only the IP customization (.xci) file for the IPs. The Vivado IDE generates the IP output products with the newly created parent IP.

When including the XCI files in the packaged IP, this creates an association between the parent IP and enables the packaged XCI files to be managed by the Vivado IDE. This allows the Vivado IDE to upgrade IP to the latest release by using the IP upgrade instructions as described in this link to *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 9].



RECOMMENDED: As only one version of Xilinx IP is delivered in each release, the parent IP can become locked if the associated XCI file has a new release. Vivado will attempt to automatically upgrade the XCI files as they are delivered; however, Xilinx strongly recommends that you repackage the parent IP with an upgraded XCI from the latest Vivado Design Suite to maintain functionality.

3. Click Next.

You are prompted to confirm the copy of the source files, as shown in the following figure:




Figure 3-4: **Confirm Copy Source Dialog Box**

The New IP Creation page summarizes the information that the Create and Package New IP wizard heuristically gathers about the design.

4. Click **Finish** to open the IP packager.

When this step completes, review the packaging steps shown in the Package IP view in Chapter 4, Packaging IP.



Packaging a Block Design

The following steps demonstrate how a block design within a Vivado Project can be packaged.

1. The **Package a block design from the current project** option lets you package the files associated with a block design (BD) in your current project, as shown in Figure 3-5.

| 🔥 Create a | nd Package New IP | × |
|------------|---|------|
| | eripheral, Package IP or Package a Block Design ct one of the following tasks. | 4 |
| Packag | jing Options Package your current project | |
| • | Use the project as the source for creating a new IP Definition. Package a block design from the current project Choose a block design as the source for creating a new IP Definition. | |
| | Select a block design: base_mb | |
| Create | Package a specified dir base_mb Choose a directory as t design_1 ting a new IP Definition. design_2 AXI4 Peripheral | |
| 0 | Create a new AXI4 peripheral Create an AXI4 IP, driver, software test application, IP Integrator AXI4 VIP simulation and debug demonstration design. | |
| ? | < <u>B</u> ack <u>N</u> ext > <u>F</u> inish Car | ncel |

Figure 3-5: Package a Block Design from the Current Project

The drop-down menu allows the selection of the desired block design to package.



IMPORTANT: Ensure that your block design is open prior to packaging.

- 2. Click Next.
- 3. In the Packaging your IP dialog box, shown in the following figure, provide the directory in which the IP packager creates the IP Definition. The default is the project sources directory.



| Select the directory the current project. | where the IP Definition | n will be created | and the associated | l options for packaging | - |
|---|-------------------------|-------------------|--------------------|-------------------------|---|
| | | | | | |
| IP location: C | ::/Temp/my_repo | | | 6 | |

Figure 3-6: Options in Packaging Your IP Page

4. Click Next.

The New IP Creation page summarizes the information that the Create and Package New IP wizard heuristically gathers about the design.

5. Click **Finish** to complete the packaging, and open the Package IP view.



VIDEO: For more information, see the Vivado Design Suite: QuickTake Video: Packaging Custom IP for Using in IP Integrator.

Next, review the packaging steps in Chapter 4, Packaging IP.

Using an ELF File within a Packaged Block Design

Often, a processor-based block design contains an associated ELF file. This section describes the process to package a block design with an ELF association.



Consider the MicroBlaze[™]-based block design, shown in the following figure, which has a separate ELF file associated for synthesis and simulation.




Figure 3-7: Packaging a Block Design with ELF Association

When packaging this type of a block design, after you go through the Create and Package New IP wizard, you see a Critical Warning dialog box as shown in the following figure.

| - Fillis | ned packaging.There was one critica | I warning message | |
|---|---|--|----------|
| Messages | | | |
| simulati currently synthesi <c: tem<="" th=""><th>725] There are two separate ELF file ni ni the block design being packag: supported with a packaged block de s p/base_mb_kc705/base_mb_kc705 II be packaged.</th><th>ed. Simulation with ELF files is sign. Only the ELF file used for</th><th>not r</th></c:> | 725] There are two separate ELF file ni ni the block design being packag: supported with a packaged block de s p/base_mb_kc705/base_mb_kc705 II be packaged. | ed. Simulation with ELF files is sign. Only the ELF file used for | not r |
| | | | |

Figure 3-8: Critical Warning While Packaging a Block Design with Separate ELF Files

The Critical Warning states that packaging a block design with an ELF file for simulation is currently not supported. In fact, the simulation ELF file gets overwritten with synthesis ELF file as can be seen in Figure 3-9.


www.xilinx.com



| Q 꽃 ♦ 📲 + C | | | | |
|---|--------------|----------|------------|----------|
| lame | Library Name | Туре | Is Include | Model Na |
| standard | | | | |
| ➤ Synthesis (22) | | | | base_mb |
| data/peri_test.elf | | elf | | |
| Src/base_mb_microblaze_0_0/base_mb_microblaze_0_0.xci | | xci | | |
| <pre>\$ src/base_mb_mdm_1_0/base_mb_mdm_1_0.xci</pre> | | xci | | |
| src/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xci | | xci | | |
| src/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0.xci | | xci | | |
| src/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0.xci | | xci | | |
| src/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0.xci | | xci | | |
| src/base_mb_xbar_0/base_mb_xbar_0.xci | | xci | | |
| src/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0.xci | | xci | | |
| src/base_mb_ilmb_v10_0/base_mb_ilmb_v10_0.xci | | xci | | |
| src/base_mb_dlmb_bram_if_cntlr_0/base_mb_dlmb_bram_if_cntlr_0.xci | | xci | | |
| src/base_mb_ilmb_bram_if_cntlr_0/base_mb_ilmb_bram_if_cntlr_0.xci | | xci | | |
| src/base_mb_Imb_bram_0/base_mb_Imb_bram_0.xci | | xci | | |
| src/base_mb_axi_bram_ctrl_0_0/base_mb_axi_bram_ctrl_0_0.xci | | xci | | |
| src/base_mb_axi_bram_ctrl_0_bram_0/base_mb_axi_bram_ctrl_0_bram_0 | | xci | | |
| src/base_mb_axi_bram_ctrl_1_0/base_mb_axi_bram_ctrl_1_0.xci | | xci | | |
| src/base_mb_axi_bram_ctrl_1_bram_0/base_mb_axi_bram_ctrl_1_bram_0 | | xci | | |
| Src/base_mb_auto_pc_1/base_mb_auto_pc_1.xci | | xci | | |
| <pre>\$\Provide src/base_mb_auto_pc_0.xci</pre> | | xci | | |
| src/base_mb_ooc.xdc | | xdc | | |
| src/base_mb.hwdef | | hwdef | | |
| Interpretation of the second secon | | vhdlSour | | |
| Simulation (22) | | | | base_m |
| data/peri_test.elf | | elf | | |

Figure 3-9: Simulation ELF File is Overwritten by Synthesis ELF File

After packaging the block design, it can be instantiated in another block design by adding the repository containing the packaged block design to the project.





Creating and Packaging Custom IP UG1118 (v2021.1) June 30, 2021

www.xilinx.com



While the synthesis flow would work perfectly because the ELF file used for synthesis is packaged with the packaged BD, the simulation flow will not work because the simulation ELF file is not packaged. To overcome this issue, you can add the simulation ELF file in the project and set the SCOPE_TO_REF and SCOPE_TO_CELL properties appropriately to point to the process instance.

1. Add a simulation ELF file to Simulation Sources using the **Add Sources** option shown in the following figure.




Figure 3-11: Add Simulation ELF File in the Simulation Sources

The Sources window shows the simulation ELF file.




Figure 3-12: Sources Window Showing the ELF File for Simulation

2. Set the SCOPED_TO_CELLS and SCOPED_TO_REF properties in the Properties window as shown in the following figure. Now you can run simulations with the ELF file added for simulation.



| Source File Properties | | | ? _ | | × |
|------------------------|---------------|----|-------|--|---|
| executable.elf | | + | → < | ¥ | |
| Q ¥ € ■ | + - 0 | Ą₽ | | | |
| PATH_MODE | RelativeFirst | _ | | ~ | ^ |
| SCOPED_TO_CELLS | microblaze_0 | | | | |
| SCOPED_TO_REF | base_mb | | | s de la companya de l | |
| USED_IN | simulation | | | | |
| USED_IN_IMPLEMEN | | | | | |
| General Properties |] | | | | |

Figure 3-13: Setting SCOPED_TO_CELLS and SCOPED_TO_REF

Packaging a Specified Directory

When you package a specified directory, you can package the files in a specific directory within the file system. There are inference rules which assist in packaging the IP correctly. The following table describes the directory structure recommended for inferring an IP.

| Source Type | Directory Inference |
|-----------------------|------------------------------|
| Synthesizable Sources | <pre>src/, hdl/</pre> |
| Simulation Sources | <pre>sim/, simulation/</pre> |
| Example Sources | example/, ex/, examples |
| Testbenches | testbench/, tb/, test/ |
| C Sim Models | cmodel/, c/ |
| Documents | docs/, doc/, documents/ |

Table 3-1: Directory Inference Recommendation


Using the directory structure shown in Table 3-1, the IP packager attempts to populate the contents into each corresponding file group. In the synthesizable sources directory, the files are filtered by the .sv, .v*, and .xdc extensions. For all other directories, files are populated.

- If the simulation directories do not exist, the IP packager populates the synthesizeable sources into the simulation file sets.
- If the directory structure of the specified directory cannot be recognized, the IP packager recursively searches for synthesizable source files, and adds files to the synthesis and simulation file groups.



To package a specific directory:

1. Select the **Package a Specified Directory** option to open the associated wizard, as shown in Figure 3-14.





- 2. Make your selections from the following options:
 - **Directory**: The location of the IP.



IMPORTANT: If you are using Vivado High Level Synthesis (HLS), you need to specify the directory in which the HDL sources are located.

• **Package as a library core**: The checkbox defines the IP as a library core, which is IP that is available in the IP repository, but is not visible in the IP catalog.



IMPORTANT: Use the **Package as a library core** for IP that is not to be used as a standalone IP. This option lets you reference the IP from the IP Repository, but does not make the IP visible in the IP catalog.

- 3. Click Next.
- 4. In the Edit in IP Packager Project Name dialog box, set the following information:
 - **Project name**: Name of the project created with the generated IP definition.



 Project location: Directory where the design sources exist and the Edit IP Packager project is located.



RECOMMENDED: Keep file path lengths under 80 characters to avoid the path length limitation in Windows.

- 5. Click **Next**. The New IP Creation page summarizes the information that the Create and Package New IP wizard heuristically gathers about the design.
- 6. Click **Finish** to complete packaging, and open the Edit IP Packager project. See Chapter 4, Packaging IP, for more information.

Creating a New AXI4 Peripheral

To create a new AXI4 peripheral, from the Create Peripheral, Package IP or Package a Block Design page, select **Create a new AXI4 peripheral**, and click **Next**.

- 1. Enter the IP peripheral details:
 - **Name**: The name of the IP.
 - **Version**: IP version that reflects the <major#.minor#.Rev#> version scheme.
 - **Display name**: The name of the IP that shows in the IP catalog.

You can have different names in the **Name** and **Display name** fields; however, the **Display name** must be intuitive enough that any change in **Name** can reflect automatically in the **Display Name**.

- **Description**: The IP description to share with an end-user of the IP.
- **IP location**: IP packager automatically adds the IP repository location.
- **Overwrite existing**: Check this box to override an existing repository.
- 2. Click Next.
- 3. Add interfaces to your IP, based on the functionality and the required AXI type, shown in the Figure 3-15.



| 🍐 Create and Package New IP | | | | × |
|--|---------------------------------|---|--|--|
| Add Interfaces Add AXI4 interfaces supported by your peri | pheral | | | 4 |
| Enable Interrupt Support | + − Interfaces () SOO_AXI | Name Interface Type Interface Mode Data Width (Bits) Memory Size (Bytes) Number of Registers | S00_AXI Lite Slave 32 64 4 | < |
| (?) | | < <u>B</u> ack | <u>N</u> ext > <u>Finish</u> | Cancel |

Figure 3-15: Add Interfaces Page

4. To include interrupts to be available in your IP, check the **Enable Interrupt Support** option.

Figure 3-15 shows that generated IP supports edge or level interrupt (generated locally on the counter) and those interrupts can be extended to input ports by user and IRQ output.

- Add an interface using the Add button +.
- Delete an interface using the **Remove** button —.

The data width and the number of registers vary, based upon the AXI4 selection type.

5. Click **Next**, and review your selections.

The details of your IP are listed in the final wizard page.

- 6. Using the following Next Steps options after you create the peripheral IP:
 - Add IP to the repository: Lets you add IP to the IP repository.
 - Edit IP: Lets you edit the IP.



- **Verify Peripheral IP using AXI4 VIP**: Lets you see an AXI4 VIP Simulation demonstration design and verify your IP using the AXI4 VIP.
- Verify peripheral IP using JTAG interface: Creates a block design with which you can debug your IP module in hardware for a system with JTAG-to-AXI IP. See the *Vivado Design Suite User Guide: Programming and Debugging* (UG908) [Ref 15] for more information about the Vivado debug tools.

You can generate a bitstream and then validate the register writes and reads (from the sample Tcl script generated by the tool for your design) in the debug mode after the targeted device is programmed. You can do so by connecting to the board server from hardware manager, programming the board, and then sourcing the Tcl script. See the *Vivado Design Suite User Guide: Using Tcl Scripting* (UG894) [Ref 7] for more information.

After you create the peripheral, you have the option to add custom logic and make the peripheral a custom IP.

See the *Vivado Design Suite Tutorial: Creating and Packaging Custom IP* (UG1119) [Ref 25] for a demonstration. When this step completes, review the packaging steps shown in the Package IP view in Chapter 4, Packaging IP.

Using XPMs

For details on XPMs, see *Vivado Design Suite User Guide: System-Level Design Entry* (UG895) [Ref 8].

For details on the various XPMs and their parameterization options, see the *UltraScale Architecture Libraries Guide* (UG974) [Ref 22].

Note: In the 2017.1 Vivado release and beyond, XPMs are enabled automatically in project mode, and in non-project mode are used automatically during Vivado synthesis and implementation.

RECOMMENDED: It is a best practice to explicitly set the XPM library for use in your design. To do so, use the set_propertyTcl command as follows: set_property xpm_libraries { list of xpm libraries } [ipx::current_core].

Note: UNIMACROs are not supported in the UltraScale[™] processor device architecture.



Chapter 4

Packaging IP

Introduction

This chapter describes the features for adjusting and packaging a custom IP. The Vivado[®] IP packager is the interface between the Vivado integrated design environment (IDE) and the IP-XACT component file.



IMPORTANT: Some Xilinx IP requires licensing. After purchasing the required license, you can include Xilinx IP in your design.

In the Vivado IP packager, the following packaging steps are available to customize the custom IP definition:

- Identification: The identification information for custom IP.
- Compatibility: The device support for custom IP.
- File Groups: The location and behavior of the files for custom IP.
- Customization Parameters: The customization parameters for custom IP.
- Ports and Interfaces: The list of top-level ports or interfaces of custom IP.
- Addressing and Memory: The address space and memory maps required for custom IP.
- Customization GUI: The GUI customization layout of the custom IP.
- Review and Package: A summary and packaging of the custom IP.

After packaging the custom IP definition, you can use the IP within your current project or point the custom IP definition repository path to use in another Vivado project.





Identification

The Identification page, shown in the following figure, is the first section of the IP packager. The information is initially populated based on the information from **Project Settings** > **IP**, described in Using the Packager Settings. The Vivado IP packager heuristically determines the remainder of the information during packaging.

| Pack | age IP - wave_gen | | _ D @ > | K |
|----------|--------------------------|----------------------|---|---|
| Pac | kaging Steps | Identification | | _ |
| 4 | Identification | Vendor: | xilinx.com | |
| 4 | Compatibility | Library: | user | |
| 4 | File Groups | Name: | wave_gen | |
| 4 | Customization Parameters | Version: | 1.0 | |
| 5 | Ports and Interfaces | Display name: | wave_gen_v1_0 | |
| | Addressing and Memory | Description: | wave_gen_v1_0 | |
| | - | Vendor display name: | | |
| 1 | Customization GUI | Company url: | | |
| | Review and Package | Root directory: | c:/tutorials/ug939-design-files/lab_1/project_wave_gen_ip/project_wave_gen_ip.srcs | |
| | | Xml file name: | c/tutorials/ug939-design-files/lab_1/project_wave_gen_ip/project_wave_gen_ip.srcs/component.xml | |
| | | Categories | | |
| | | + - + - | L I | |
| | | /UserIP | | |
| | | | | |
| | | | | |
| | | | | |

Figure 4-1: Package IP: Identification Page

The **Vendor**, **Library**, **Name**, and **Version** (**VLNV**) of the IP definition uniquely identifies the IP in the Vivado IP catalog. The following fields are available to describe the identification of package IP:

- **Vendor**: Identifier for the vendor that displays in the **V**LNV of the IP definition.
- **Library**: Library in which the IP belongs. This is also the identifier for the library that displays in the VLNV of the IP definition. See All dependency expressions will be evaluated as a tcl expr code.
- **Name:** Name of the IP. This is also the identifier for the name that displays in the VL**N**V of the IP definition.



- **Version**: Version of the IP. This is also the identifier for the version that displays in the VLN**V** of the IP definition. See All dependency expressions will be evaluated as a tcl expr code..
- **Display name**: The Vivado IP catalog display name.
- **Description**: The Vivado IP catalog description.
- Vendor display name: Vendor display name.
- **Company url**: Vivado IP catalog display of the company URL.
- **Root directory**: Working directory of the packaged IP. The directory controls both the location of the input and the output files.
- XML file name: Name and location of the IP-XACT standard XML file.
- **Categories**: The list of category names in which the IP belongs.



IMPORTANT: Only one VLNV can exist within the IP Repository. The IP names must be concise with words separated by underscores.

Each IP within the IP catalog have taxonomy for organization purposes, as described by the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 9]. These classifications are controlled by the categories set during IP packaging.

In the Categories list, each category is separated by the forward slash (/) character. Initially, Vivado defaults the custom IP to the **UserIP** category.

Adding or Creating New Categories for Packaged IP

To add a custom IP category:

1. In the Categories section of the Identities page, click **Add** button —. The IP Categories dialog box opens, as shown in the following figure.



Figure 4-2: **IP Categories Dialog Box**

2. Select an existing category, or click the **Add new IP Category** button and enter a category name in the Add IP Category dialog box. Any subsequent levels described in the name must be separated by a '/'.

The following figure shows the Add IP Category dialog box.



| 🍌 Add IP Category | , | × |
|---|-----------------------------------|-------------|
| Provide a new name f added. The category r the alphabet and sub denoted by a '7. Eg:/Example/Category | nust start with sequent levels | a letter of |
| Name: /UserIP/ | | 8 |
| | ОК | Cancel |

Figure 4-3: Add IP Category

3. Click **OK**.

The name displays in the Categories list.

The newly packaged IP is then located in the designated IP Category.

Removing Categories from your IP

If an IP has multiple categories selected, you can remove the previously associated categories. A packaged IP must have at least one category to which it is associated.

To remove categories from your IP, select the category in the **Categories** section of the Identification page and click the **Remove** button —.

You can additionally remove categories by de-selecting the categories from the IP Categories dialog box.

Note: The IP packager removes any custom IP categories that do not contain any IP.

Compatibility

The IP Compatibility page, shown in the following figure, configures the specific Xilinx parts or device families compatible with your custom IP.

Additionally, this step also provides options for additional checks suitable for packaging IPs that are used in IP Integrator or deployed as RTL kernels for Vitis tool. These checks greatly simplify packaging IPs for these tools by catching issues that may arise from packaging RTL that misses necessary information needed for various aspects such as interfaces, clocks, etc.





For more information, refer to RTL Kernel Development Flow section of *Vitis Application Acceleration User Guide* (UG1393) [Ref 36].

Package for Vitis - when selected, IP Packager applies additional Design Rule Checks (DRCs) for usage in Vitis as RTL kernels. It enables the process of packaging the RTL IP as an XO for use in the Vitis environment. You can also select the Control Protocol for the RTL Kernel. This determines the control mechanism used to operate the kernel.

Package for IPI - when selected, IP Packager applies additional Design Rule Checks (DRCs) for usage in IP Integrator. Checks include useful information such as association of clocks with AXI interfaces, bus clock frequency value, etc. that can help better integration of the packaged IP used in IPI.

| Packaging Steps | Compatibility | | | |
|--|----------------|--------------------|------------------|-----|
| Identification | Family Simul | ator | | |
| Compatibility | + - + + | 🗹 Automatic family | support Level 1 | × |
| f file former | Family | Life Cycle | Level 1 | |
| File Groups | i virtex7 | Production | Level 2 | |
| Customization Parameters | qvirtex7 | Production | Level Beta | |
| | versal | Production | Level Discontinu | ied |
| Ports and Interfaces | kintex7 | Production | | |
| Addressing and Memory | intex7l | Production | | |
| 5 5 | i qkintex7 | Production | | |
| Customization GUI | i qkintex7l | Production | | |
| Review and Package | i akintex7 | Production | | |
| Review and Lackage | i artix7 | Production | | |
| | i artix7l | Production | | |
| | i aartix7 | Production | | |
| | | - • ··· | | |

Figure 4-4: Package IP: Compatibility

The list is initially populated with the Kintex®-7 device family with the with the Life-cycle set to **Production**. Any Xilinx device family and/or devices supported by the Vivado IDE can be included within the family support list of the custom IP. Any device family or part that is not listed in the Compatibility list is incompatible for that IP.

The **Life-cycle** property informs the user of the IP compatibility with the selected IP use case. Within the Compatibility list, each device family or part added can have their own Life-cycle property.

The following options describe the Life-cycle for a given part or family, as follows:

- Beta
- Discontinued



- Hidden
- Pre-Production
- Production
- Removed
- Superseded

Setting the property to **Discontinued**, **Hidden**, **Removed**, or **Superseded** ensures that the IP does not appear in the IP catalog for the associated device family or part.

Adding a Xilinx Family or Part

To set the compatibility of your custom IP to a Xilinx family or part, you can add the devices by adding a family explicitly, or by using a regular expression. Adding a family or part explicitly requires you to select the individual desired devices or parts from a tree. Adding a family using regular expressions requires that you select the multiple devices through a specific syntax.

Adding a Family or Part Explicitly

To explicitly add a family or part:

- 1. Click the **Add** button in the toolbar of the Compatibility page, and select **Add Family Explicitly**.
- 2. In the Add Family dialog box, select device families or individual parts from the list.

Ensure that you select the **Life-cycle** property from the drop-down list; the default value is **Beta**.

3. Click **OK**.

Note: You can adjust the Life-cycle property later, if necessary.

Adding a Family or Part Using Regular Expressions

The syntax for the regular expression search is <familyname>{regexp}. For example, this regular expression example returns all Virtex®-7 XT and Virtex-7 HT devices:

virtex7{xc7v[hx].*}

- 1. Click the **Add** button + in the toolbar of the Compatibility page.
- 2. Click Add Family using Regular Expression.
- 3. In the Add Family dialog box, shown in Figure 4-5, set the regular expression syntax to add the desired device family and parts.





| Add Family | | | × |
|--|------|----|--------|
| Enter a regular expression specify a life-cycle to app | 4 | | |
| <u>R</u> egular Expression: Life-cycle: | Beta | k | ~ |
| | | ОК | Cancel |

Figure 4-5: Add Family Dialog Box for Regular Expressions

- 4. Click the **Life-cycle** property from the drop-down menu. The default value is **Beta**.
- 5. Click **OK**.

Note: You can change the **Life-cycle** property later, if necessary.

Automatic Family Support

Automatic Family Support is a way for your custom IP to define the IP's life cycle and supported families, without having to explicitly specify each family or specific parts.

To enable this, in the Capability page, shown in Figure 4-6, check the **Automatic Family Support** feature, and select between the following options:

- Level 1: The IP life cycle is Pre-Production for all families.
- **Level 2**: The IP life cycle is based on the part SPEED_LABEL property. If the SPEED_LABEL property is Production, then the supported life-cycle is Production. Otherwise, the supported life-cycle is Pre-Production.
- Level Beta: The IP life cycle is Beta for all families.
- Level Discontinued: The IP life cycle is Discontinued for all families.



| roject Summary × Package | IP - wave_gen 🛛 🗙 | | | |
|---------------------------------------|-------------------|--------------------------|--------------------|---|
| Packaging Steps | Compatibility | | | |
| Identification | Family Simul | lator | | |
| Compatibility | + - + + | Automatic family support | t Level 1 | ~ |
| File Groups | Family | Life Cycle | Level 1 | |
| The Groups | virtex7 | Production | Level 2 | |
| Customization Parameters | qvirtex7 | Production | Level Beta | |
| | versal | Production | Level Discontinued | |
| Ports and Interfaces | kintex7 | Production | | |
| Addressing and Memory | kintex7l | Production | | |
| , aan eeeinig and i terrery | qkintex7 | Production | | |
| Customization GUI | qkintex7l | Production | | |
| Boujow and Backaga | akintex7 | Production | | |
| Review and Package | i artix7 | Production | | |
| | i artix7l | Production | | |
| | i aartix7 | Production | | |
| | and the second | - • • | | |

Figure 4-6: Package IP: Compatibility

Once you enable this feature, you can individually exclude the families using the right-click context menu, as shown below.

| Proj | ect Summary × Package | IP - wave_gen 🛛 🗙 | |
|------|--------------------------|---|--------------------------------------|
| Pac | ckaging Steps | Compatibility | |
| ~ | Identification | Family Simulato | r |
| ~ | Compatibility | + - + + | ✓ Automatic family support Level 1 ~ |
| 4 | File Groups | Family | Life Cycle |
| 1 | Customization Parameters | virtex7 | Production Production |
| | Ports and Interfaces | versal | Production |
| | Addressing and Memory | kintex7 kintex7l | Prod + Add > |
| | | qkintex7 | Proc Move Up |
| ~ | Customization GUI | qkintex7l | Proc Move Down |
| | Review and Package | akintex7 | Prod |
| | | 🙃 artix7 | Production |

Figure 4-7: Individually Excluding Families



You can also edit the life-cycle using the right-click context menu, as shown below.

| Packaging Steps | Compatibility | | | | | |
|--|---------------|-------|------------------|--------------------|---------|---|
| Identification | Family Simu | lator | | | | |
| Compatibility | + - + | Ŧ | 🗹 Automa | tic family support | Level 1 | ~ |
| | Family | | Life Cycle | | | |
| File Groups | i virtex7 | | Production | | | |
| Customization Parameters | qvirtex7 | | Production | | | |
| | versal | | Production | | | |
| Ports and Interfaces | kintex7 | | Producti 🗸 | | | |
| Addressing and Memory | lintex7 | Be | ta | | | |
| ······································ | 😟 qkintex7 | Pre | e-Production | | | |
| Customization GUI | @ qkintex7l | | oduction | | | |
| | i akintex7 | | scontinued | | | |
| Review and Package | i artix7 | | perseded dden | | | |
| | i artix7l | | moved | | | |
| | 👜 aartix7 | | Production | | | |

Figure 4-8: Editing the Life Cycle

File Groups

The File Groups page, shown in the following figure, provides a listing of files of your custom IP.

| Packaging Steps | File Groups | | | | | |
|--|--------------------|--------------|------|------------|-----------------|------------|
| Identification | Q ≚ ♦ 🖪 + 0 | 3 | | | | |
| Compatibility | Name | Library Name | Туре | Is Include | File Group Name | Model Name |
| Compatibility | Standard | | | | | |
| File Groups | > 🖨 Synthesis (15) | | | | | base_mb |
| Quete minetine Deservation | Simulation (16) | | | | | base_mb |
| Customization Parameters | Advanced | | | | | |
| Ports and Interfaces | > 📄 UI Layout (1) | | | | | |
| Addressing and Memory | | | | | | |
| Customization GUI | | | | | | |
| Review and Package | | | | | | |

Figure 4-9: Package IP – File Groups

Each file is grouped into specific groups that define the behavior of the file and its use.



When you run the Create and Package New IP wizard, the file locations in the file groups are initially determined by the wizard either by using the file sets of the project, or by heuristically determining the information from the directory structure of the IP source files.

After you place the files in file groups, you can adjust each file or group based on the custom IP requirements.

Two sections separate files into different file groups:

- **Standard**: Standard File Groups describes the standard file groups. For many custom IP, the Standard file group list contains the necessary groups required for packaging an IP for reuse.
- **Advanced**: Advanced File Groups describes the advanced file groups. The Advanced file group list contains additional advanced features available for your custom IP.

Different functions categorize the file groups. The groups are collapsed at the name of the file group followed by a number in parenthesis, which corresponds to the total number of files in the group. Expand the file group to expose the list of associated files within the group.

The expanded File Groups view shows an expanded list of files for the synthesis file group as illustrated in the following figure.

| char_fifo.veo × Package IP - wave_gen | × | | | | | Ľ |
|---------------------------------------|--------------|---------------|------------|-----------------|------------|---|
| File Groups | | | | | | |
| Q ¥ ♦ ¶ + C | | | | | | |
| Name | Library Name | Туре | Is Include | File Group Name | Model Name | |
| Standard | | | 2 | | | |
| ✓ | | | 2 | | wave_gen | |
| constrs_1/imports/xc7k70tfbg6 | | xdc | false | | | |
| constrs_1/imports/xc7k70tfbg6 | | xdc | false | | | |
| sources_1/imports/Sources/ki | | verilogSource | false | | | |
| sources_1/imports/Sources/ki | | verilogSource | false | | | |
| sources_1/imports/Sources/cl | | verilogSource | true | | | |
| sources_1/imports/Sources/ki | | verilogSource | false | | | |

Figure 4-10: File Group List Expansion

The following properties in the column list are associated with the files of the file group:

- **Name**: File name within the hierarchy tree.
- Library Name: Determines the library name used by Vivado synthesis or simulation.
- **Type**: Type of the file in the file group (for example; Verilog Source, XDC, or Tcl Source).



Note: When used with a Verilog Header file, set the results in the file_type property to verilogSource. **Is Include**: Mark the file as an include file.

- **File Group Name**: The file property to determine to which file group the file is associated. This property is read-only.
- **Model Name**: Top-level design name. The Model Name is a required property and applies directly to the file group. This value is set for any synthesis, simulation, or implementation files.

RECOMMENDED: Generally, it is recommended to use the extension of .vh or .h for include files.

Adding or Removing Files to File Groups

To add or remove files to and from your custom IP, the recommended flow is as follows:

1. Modify the files to the Vivado project, and merge the changes using the Package IP window. For more information on how to add and remove files to your Vivado project, see Vivado *Vivado Design Suite User Guide: System-Level Design Entry* (UG895) [Ref 8].

With the Package IP window open, a merge changes banner opens that prompts you to update the contents of the file groups with the updated files in the Vivado project. Similar to the Create and Package New IP wizard, the merged files are associated with the necessary file groups.

The IP packager merges files from the active sources fileset into the **Synthesis** and **Simulation** file groups. Files that are in the sources fileset, but not used for synthesis are not added to either the Synthesis or Simulation file groups. Files associated with the active simulation fileset are merged only into the **Simulation** file group. A warning is issued for any un-referenced file in the active fileset.



IMPORTANT: Files added to the Vivado project should be copied into the project. Files associated with the IP should be contained in a path within the IP directory to ensure proper reuse

To add or remove files from a packaged IP, go to Tools > Package IP use the Add a or the Remove button.

If any changes were made in the file the **Merge changes from File Groups Wizard** hyperlink in the banner displays, as shown Figure 4-11.



| File Groups | | | | | | |
|---|------|--------------|---------------|--------------|--------------------------|-----------|
| Merge changes from File Groups Wizard | | | | | | |
| Q | | | | | | |
| Name | ~ 1 | Library Name | Туре | Is Include | File Group Name | Model Nam |
| ✓ 	☐ Standard | | | | | | |
| ✓ | | | | | | wave_gen |
| sources_1/ip/clk_core/clk_core.xci | | | xci | | xilinx_anylanguagesynthe | |
| sources_1/imports/Sources/kintex7/wave_gen.v | | | verilogSource | | xilinx_anylanguagesynthe | |
| e sources_1/imports/Sources/kintex7/clk_div.v | | | verilogSource | | xilinx_anylanguagesynthe | |
| sources_1/imports/Sources/clogb2.vh | | | verilogSource | \checkmark | xilinx_anylanguagesynthe | |
| constrs_1/imports/xc7k70tfbg676-1/wave_gen_timing | .xdc | | xdc | | xilinx_anylanguagesynthe | |
| Simulation (24) | | | | | | wave gen |

Figure 4-11: Merge Changes from File Groups Wizard Hyperlink

Manually Adding Files to File Groups

You can manually add files in the Package IP window, but this is not recommended as the wizard ensures that the files are associated to the correct file groups.

To manually add a file to a file group:

- 1. Right-click the respective file group.
- 2. Click **Add Files**, and use the Add IP Files dialog box to add or create the files for the file group, then click **OK**.

Note: The Add IP Files dialog box lets you add files to one file group at a time only.

Manually Removing Files from a File Group

You can manually remove files in the Package IP window, but this is not recommended as Package IP window becomes out-of-sync with the associated Vivado project.

To manually remove a file from a file group, in the File Groups page, right-click the respective file and click **Remove File**.

Copying Files from a File Group

For files that already exist in the Package IP window, you can copy a file or file group using the **Copy To** option, which extends the list of available file groups. The list contains the file groups listed within the File Groups page as well as additional commonly used groups.

If selecting a file group, the **Copy To** option copies the child files under the file group to the specified destination group. In the File Groups page, select a file or file group, right-click and click **Copy To** and click the destination file group from the list in the extension menu.



Adding a File Group

1. To add a file group, click the **Add File Group** button -

Alternatively, from the list of files in the File Groups page, right-click and select **Add File Group** from the drop-down list.

2. Select from the file group list, which includes the group description, as shown in Figure 4-12.




Figure 4-12: Add File Group

3. Click **OK**.

The customization parameters list populates, based on the parsing of the top-level HDL source file.



Using File Groups to Add a Custom Logo to Packaged IP

While packaging an IP, you can add a custom logo to the packaged IP.

1. Click the **Add File Group** button

Alternatively, from the list of files in the File Groups page, right-click and select **Add File Group** from the drop-down list.

2. Expand Advanced, select the **Utility XIT/TTCL** file, and click **OK**, as shown in the figure below:



| ile Group | |
|---|--|
| Q ≚ ♦ | |
| > Standard > D Advanced | |
| | |
| VHDL Synthesis Verilog Synthesis | |
| Implementation | |
| VHDL Simulation | |
| Verilog Simulation | |
| | |
| Hybrid Verilog SystemC Simulation SystemC Simulation | |
| VHDL Test Bench | |
| Verilog Test Bench | |
| Test Bench | |
| Miscellaneous | |
| Export To Sdk | |
| Ulicon | |
| Data Sheet | |
| Getting Started Guide | |
| Version Information | |
| Examples Synthesis | |
| Examples Simulation | |
| Examples Implementation | |
| Examples Script Extension | |
| Examples Script | |
| Upgrade Tcl Functions | |
| Software Driver | |
| UI Layout | |
| Custom UI Layout | |
| Utility XIT/TTCL | |
| | |
| escription | |
| Select a File Group to see its description. | |

Figure 4-13: Adding Custom Logo

3. After the file group is added, in the File Groups list right-click **Utility XIT/TTCL**, and select **Add Files** option. Select a PNG file to use.



| Pack | aging Steps | File Groups | | | | | | 2011 |
|----------|--------------------------|-------------|----------|------|-----------------|----------------|---------------|------|
| 1 | dentification | Q ₹ ♦ | •[| + | C | | _ | |
| | Compatibility | Name | | | Library Name | Туре | ls Include | U |
| 1 | File Groups | 🗸 🚍 Standar | d | | | | | |
| - Si - S | | > 🚍 Synth | esis (2) |) | | | | |
| 1 | Customization Parameters | > 🕞 Simula | ation (1 | .) | | | | |
| | | 🗸 🚍 Advance | d | | | | | |
| ~ | Ports and Interfaces | > 🚍 UI Lay | out (1) | | | | | |
| | Addressing and Memory | 📮 Utility | | | | | - | |
| | addressing and Hemory | | 1 🗆 | Add | Files | | | |
| 1 | Customization GUI | | 1 - | Add | URL | | | |
| | | | | Add | Sub-Core | Referen | ice | |
| 2 | Review and Package | | + | Add | File Group | | | |
| | | | | Rem | ove File G | ove File Group | | |
| | | | | Copy | у То | | F. | 1 |
| | | | C | Refr | esh Table | | | |
| | | | | Expo | ort to Spre | adshee | t | |

X23901-042820

Figure 4-14: Adding Files

4. In the Type column for the logo file, change the type to **LOGO**.

| Q ≚ ≑ •⊈ + | C | | |
|--------------------------|-----------------|------|---------------|
| Name | Library Name | Туре | ls Include |
| 🗸 🖆 Standard | | | |
| > 🚍 Synthesis (2) | | | |
| > 🚍 Simulation (1) | | | |
| Advanced | | | |
| > 🔚 UI Layout (1) | | | |
| V 🗎 Utility XIT/TTCL (1) | | | |
| Capture.PNG | | LOGO | |

Figure 4-15: **Custom LOGO Type**

Packaged IP will now display the custom LOGO.



Customization Parameters

Two folders for parameters display in the Customization Parameters list:

- **Customization Parameters**: Customization Parameters shown in the IP Customization GUI.
- Hidden Parameters: Customization Parameters not shown in the IP Customization GUI.

By default, parameters parsed from the wizard are listed in the /Customization Parameters folder. These parameters display in the GUI of the custom IP during customization. Hidden parameters are not intended for direct editing by the user. During customization of the custom IP, these parameters are not available for the user to edit. These parameters are generally dependent upon the parameters shown in the Customization GUI to determine their values.

Importing Parameters from Top-Level HDL Files

The parameters are initially determined during the Create and Package New IP wizard by parsing the top-level HDL file. When you want to update parameters from the top-level HDL source file due to a change to the HDL source after packaging, you can re-import the parameters.

When importing parameters from the HDL, the values are determined at the time of import or merge. If a parameter is calculated based on an expression, the expression is evaluated at the time of import. To keep the expression, you must edit the parameter to create the XPATH expression. For more information on editing a parameter, see Editing a Parameter.

To import IP parameters:

- 1. From the Customization Parameters page, right-click and select Import IP Parameters.
- 2. Set the following options in the Import IP Parameters dialog box.
 - **Top-Level source file**: Contains the top-level entity or module of the custom IP.
 - **Top entity name**: The name of the top-level entity or module that contains the parameters of your custom IP.
 - **Make all imported HDL parameters visible**: Sets all the imported parameters to be visible in the customization GUI.
 - **Modify names of all imported HDL parameters**: Lets you change the imported HDL parameter names.
- 3. Click **OK**.



Adding, Removing, and Editing a Parameter

You can create or remove parameters for use in your custom IP. When adding parameters, you can only add parameters for use in the Customization GUI. To add a parameter to reference the top-level HDL, the source files must be modified and the parameters must be re-imported.

You can remove any parameter from the list regardless if it is referenced from the top-level HDL. If an HDL parameter is removed from the Customization Parameters list, a default value is required in your top-level HDL source.

Adding a Parameter

To add a parameter:

1. In the Customization Parameters page, right-click and select **Add Parameter** from the drop-down list, then enter the name of the new parameter.

Note: This parameter name is not the display name of the parameter in the Customization GUI.

2. Click **OK**.

The Edit IP Parameter dialog box opens for parameter customization.

Removing a Parameter

Select one or more parameters in the Customization Parameters page, right-click and select **Remove Parameter** from the drop-down list.

Note: Any parameter dependent on the remove parameter flags as an error.

Editing a Parameter

You can customize parameters in the Customization Parameters page for how it displays in the IP Customization GUI. You can edit the display name, data format, data range, default value, and visibility.

1. In the Customization Parameters page, right-click the respective parameter and select **Edit Parameter**.

The Edit IP Parameter dialog box opens with the detailed information set for the selected parameter as shown in Figure 4-16.



| 🍐 Edit IP Paramet | er | × |
|------------------------------------|---|----|
| Use the options belo of the IP. | w to customize how the parameter will appear in the Customization GUI for users | A |
| | | |
| Name: | test | |
| ✓ Visible in Cus | tomization GUI | |
| 🖌 <u>S</u> how Name | | |
| Display <u>N</u> ame: | Test | 8 |
| Tooltip: | test | 8 |
| <u>F</u> ormat: | string ~ | |
| <u>E</u> ditable: | Yes 🗸 | |
| De <u>p</u> endency: | No 🗸 | |
| Spe <u>c</u> ify Range | | |
| Type: | List of values 🗸 🗸 | |
| + - | - + + | |
| | | |
| | | |
| | Press the 🕂 button to add a value | |
| | | |
| | | |
| Show As: | Text Edit | |
| Layout: | Not Applicable | |
| Default Value: | Default value | |
| | OK | el |

Figure 4-16: Edit IP Parameter

2. Select from the options that are available to define the use of the parameter for the custom IP.



Depending upon the selections within the dialog box, certain options become unavailable. The following options in the dialog box are associated with the display properties of the parameter.

- **Name**: This is the name of the parameter. This is a read-only property.
- **Visible in Customization GUI**: When checked, the parameter becomes visible in the Customization GUI.
- **Show Name**: When checked, the display name of the parameter lists next to the display object in the Customization GUI.
- **Display Name**: Displays in the Customization GUI for the parameter. When the IP is customized, this is the text that displays next to the value that a user can set. This can be a simple name or a small description.
- **Tooltip**: Text that displays when you hover over the parameter in the Customization GUI. This can be a simple name or a small description of the parameter.
- 3. Select from the following options that are associated with the data formatting and restrictions for the parameter.
 - **Format**: Defines the data format of the parameter. The data format selection determines the supported values the user can use to customize the IP. Depending upon the selection, the remaining options adjust, based on the requirements for the format.
 - **Long**: Integer input
 - Float: Decimal input
 - Bool: Boolean input
 - BitString: Hex input
 - **String**: String input
 - **Editable**: Defines if the parameter is editable by the user, or only under certain conditions.
 - **Yes**: This selection indicates the user can edit the parameter in the Customization GUI. This is the default setting.
 - No: This selection indicates the user cannot edit the parameter in the Customization GUI. If displayed, the parameter is read-only during customization. The value of the parameter is determined by the default value or expression.
 - **Dependent**: This selection indicates the user can only edit the parameter in the Customization GUI under certain conditions.

If selected, a new option displays to set the expression as shown in the following figure.



The evaluated editability expression, if true, allows the parameter to be editable. For more information on setting an editability expression, see Setting a Dependency Expression.

| <u>E</u> ditable: | Dependent 🗸 | Expression: | | |
|-------------------|-------------|-------------|--|--|
| | | | | |

Figure 4-17: Expression Field for Editable Option

- Dependency: This defines how the parameter value is determined during customization.
 - **Yes**: This selection indicates the value of the parameter is dependent on another parameter. If selected, a new option displays to set the expression to evaluate the parameter value, as shown in the following figure. The evaluated dependency expression is used as the parameter value.

| De <u>p</u> endency: | Yes | ~ | Expression: | | |
|----------------------|-----|---|-------------|--|--|
| | | | | | |

Figure 4-18: Expression Field for Dependency Option

For more information on setting a dependency expression, see Setting a Dependency Expression.

- **No**: This selection indicates the value is not dependent on another parameter, and the value is set directly by the user or by the default value.
- Specify Range: Defines the bounds by which the parameter value is set. If not selected, the value can be any value in the selected data format, and the IP Customization GUI does not ensure that the value is within the expected bounds for usage.
 - **List of values**: This selection limits the value choices for the parameter in a predefined list. The list box defines the valid list of values for the parameter, as shown in Figure 4-19.

| Гуре: | List of values 🗸 | |
|-------|-----------------------------------|--|
| + - | - + + | |
| | | |
| | Press the 🔸 button to add a value | |

Figure 4-19: List of Values Restriction

To add a value to the list, click the Add button . All created elements default the text to value.



- To change the element text, double-click the value in the list to enable modification. The elements in the list display in the IP Customization GUI in the same order they appear in the list.
- To change the order of the elements click the element, then select the Move Up button to move the element up by 1 or click the Move Down button J to move the element down by 1.
- To remove an element, select one or more elements in the list, and click the **Remove** button —.
- **Range of integers**: This selection limits the value of the parameter to a specific range of numeric integer values. The **Minimum** and **Maximum** range restricts the integer values to the user for the parameter, as shown in the following figure.

| Type: Range of integers | ~ |
|-------------------------|---|
| Minimum: 0 | 8 |
| Maximum: 0 | 8 |

Figure 4-20: Range of Integers Restriction

A value set outside the specified range within the IP Customization GUI reports as an error. If checked, the **Show Range** option displays the minimum and maximum range of the integer values in the Customization GUI.

 Pairs: Limits the value choices for the parameter from a predefined list similar to the list of values restriction; however, you can show the selections in the IP Customization GUI in a different format. A Key/Value pair list controls the value of the parameter (Figure 4-20).

| Spe <u>c</u> ify Range | | | |
|------------------------|-----------|-------|--|
| Type: | Pairs | * | |
| + | - + + | | |
| Key | | Value | |
| key | | value | |
| | | | |
| | | | |
| | | | |
| | | | |

Figure 4-21: **Pairs Restriction**



- To add a key/value pair to the list, Click the **Add** button -. All created elements default the key to **key** and the value to **value**.
- To change the element text, double-click the element in the list to enable modification. The elements in the list display in the IP Customization GUI in the same order they appear in the list.
- To change the order of the elements, click the element and then select the Move
 Up button 1 to move the element up by 1, or click the Move Down button 1 to move the element down by 1.
- To remove an element, select one or more elements in the list and click the **Remove** button —.
- 4. Select from the options that describe the display object and the default value of the parameter.
 - **Show As**: This describes the display object used for the parameter in the Customization GUI. This is a read-only property that is set depending the options defined within the dialog box.
 - **Layout**: This describes the display layout of a Radio Group. The values are **Vertical** and **Horizontal**. In all other fields, **Not Applicable** displays.
 - **Default Value**: This defines the default value for the parameter. If an IP is customized without any modification to the parameters, the parameter is set by the value defined in this option.



Ports and Interfaces

The Ports and Interfaces page, shown in the following figure, provides a listing of ports and interfaces of the custom IP.

| Packaging Steps | Ports and Interfaces | | | | | | | | |
|--|----------------------|-------------------|--------------------------|-----------|-----------------|--------------|---------------|-------------------------|--|
| Identification | Q ¥ ♦ + | - ⊕ C | ; | | | | | | |
| Compatibility | Name | Interface Mode | Enablement Dependency | Direction | Driver Value | Size Left | Size Right | Size Left Dependency | |
| File Groups | Clk_pin_p | | | in | | | | | |
| | D clk_pin_n | | | in | | | | | |
| Customization Parameters | D rst_pin | | | in | | | | | |
| Ports and Interfaces | ▶ rxd_pin | | | in | | | | | |
| | · txd_pin | | | out | | | | | |
| Addressing and Memory | D Ib_sel_pin | | | in | | | | | |
| Customization GUI | ✓ spi_clk_pin | | | out | | | | | |
| | 🛥 spi_mosi_pin | | | out | | | | | |
| Review and Package | dac_cs_n_pin | | | out | | | | | |
| | dac_clr_n_pin | | | out | | | | | |
| | - led_pins | | | out | | 7 | 0 | | |

Figure 4-22: Package IP – Ports and Interfaces

After completing the Create and Package New IP wizard, the ports and interfaces table populates based on the parsing of the top-level HDL source file.

During the parsing of the top-level ports, if an interface can be heuristically determined, the interface is inferred automatically.

The following properties column list are associated with a port or interface:

- **Name**: The port or interface name. The direction of the port is described in the preceding icon.
- **Interface Mode**: The mode of the interface (master or slave) from the perspective of the custom IP.
- **Enablement Dependency**: The expression to determine whether the port or interface is enabled. For more information, see Setting a Dependency Expression.
- **Direction**: The direction of the port.
- **Driver Value**: The driver value of the port if disabled.



- **Size Left**: The value of the most significant bit (MSB).
- Size Right: The value of the least significant bit (LSB).
- **Size Left Dependency**: The dependency expression to determine the value of the most significant bit. For more information, see Setting a Dependency Expression.
- **Size Right Dependency**: The dependency expression to determine the value of the least significant bit. For more information, see Setting a Dependency Expression.
- **Type Name**: The port type (std_logic or std_logic_vector).

Updating Ports from a Top-Level HDL

The recommended flow for adding or removing ports to the Custom IP is to modify the top-level HDL file in the Vivado project, and merge the changes using the Package IP window.

With the Package IP window open, a merge changes banner appears that prompts you to update the contents of the ports and interfaces list from the updated file in the Vivado project.

To update ports from a top-level HDL:

- 1. In the Flow Navigator > Package IP, open the Package IP window.
- 2. In the Ports and Interfaces page of the Package IP window, click the **Merge changes from Ports and Interfaces wizard** hyperlink in the banner.

The IP packager only monitors the top-level HDL file for file changes. It does not monitor secondary or ancillary files that, if changed, could affect the top-level ports.

For cases where ancillary files are modified and the merge changes banner is not present, the same behavior can be accessed through the Tcl design environment.

To merge changes from Ports and Interfaces page using Tcl, type the following in the Tcl Console: ipx::merge_project_changes ports [ipx::current_core]

Importing Ports from a Top-Level HDL

The ports and interfaces are determined during the Create and Package New IP wizard by parsing the top-level HDL file. When you want to change ports due to a change to the HDL source after packaging, you can re-import the ports.





IMPORTANT: When you re-import the top-level source file, all pre-existing HDL parameters and associated data are removed.

To import ports:

- 1. From the Ports and Interfaces page, right-click and select **Import IP Ports**. In the Import Ports from HDL dialog box, and provide the following information:
 - **Top-Level source file**: The top-level source HDL file that contains the top-level entity or module of the custom IP.
 - **Top entity name**: The name of the top-level entity or module that contains the ports of your custom IP.
- 2. Click **OK**.

Editing a Port

You can modify the behavior for ports on your custom IP by defining restrictions on its use, as follows:

- 1. Click a port in the Ports and Interfaces view, right-click and select Edit Port.
- 2. In the Edit Port dialog box, shown in Figure 4-23, set the following options:
 - **Driver Value**: If the port is disabled during customization, this is the driver value to the port.
 - **Port Presence**: Determines if the port can be disabled.
 - The **Mandatory** option defines that the port are always available for the custom IP.
 - The **Optional** option defines that the port is disabled when the expression in the text box is false. For more information on setting an enablement expression, see Setting a Dependency Expression.



IMPORTANT: Changing a port property does not affect the packaged HDL. Ensure the edited property matches the top-level HDL.



| n Edit Port |
|--|
| Use the fields below to modify the port on your IP. |
| Name: sys_diff_clock_clk_n Driver value: |
| Port Presence: Mandatory Optional |
| ① Example: \$my_num_var > 0 more info |
| OK Cancel |

Figure 4-23: Edit Port Dialog Box

Removing a Port

You can remove a port from the Ports and Interfaces page, but this is *not recommended*. Removing the port deletes the object reference to the port in the IP, but the port still exists in the HDL. The end result would be an undriven or unconnected port when the IP is customized.

To remove a port, select one or more ports in the Ports and Interfaces page, right-click and click **Remove Port**.

Adding or Removing Bus Interfaces

Interfaces provide the ability to group signals into a common grouping to use between IP in a Vivado IP integrator design. You can add an existing interface or create a new interface for a group of ports in your custom IP to simplify connectivity within IP integrator.

RECOMMENDED: Give the interface in a meaningful name that reflects the functionality.

Adding an Existing Bus Interface

To add an existing bus interface, in the Ports and Interfaces page, right-click and press the **Add Bus Interface** option

The Add Interface dialog box opens for you to modify the properties related to the interface. For more information on editing an interface, see Editing an Existing Interface.



Creating a New Bus Interface Definition

To create a new bus interface, click the ports in the Ports and Interfaces page, right-click and select **Create Interface Definition**. For more information on creating an interface definition, see Chapter 5, Creating New Interface Definitions.

Removing a Bus Interface

To remove an interface or several interfaces, select one or more interfaces in the Ports and Interfaces page, right-click and click **Remove Interface**. After you remove the interface, the ports previously associated return to the Ports and Interface table as unassociated ports.

Auto Inferring an Interface

There are two options for automatically inferring an interface: bus or single-bit. Infer the bus interface by selecting from a full interface list, or infer a single-bit interface from a list of single-bit signal interfaces



IMPORTANT: The port names must match exactly as specified in the interface so the auto-inference heuristics can properly match the port list to the correct interface signals.

Auto Inferring a Bus Interface

To auto infer a bus interface:

- 1. Click all the ports related to the interface.
- 2. Right-click and select Auto Infer Interface.

Alternatively, you can click the **Auto Infer Interface** Interface Interface

3. In the Auto Infer Interface Chooser dialog box, shown in Figure 4-24, select the interface to infer, then click **OK**.



| tomatically infer based on you | r IP's port names. | | | 1 |
|--------------------------------|----------------------------|---|-------------------------|---|
| nterface Definition | | | Interface Logical Ports | |
| Q | | | | î |
| Name | Description | | | |
| V AXI | | ^ | | |
| aximm_rtl | AMBA AXI Interface | | | |
| axis_rtl | AMBA AXI4-Stream Interface | | | |
| > Signal | | | ARPROT | |
| > IO Interfaces | | | ARQOS | |
| > Advanced | | | - ARREADY | |
| > User | | ~ | | |
| | | > | /T ADOITE | ~ |

Figure 4-24: Auto Infer Interface Chooser

TIP: If the auto inference heuristics are unable to infer the interface, you must manually identify the bus interface ports through the **Add Bus Interface** option. See Adding or Removing Bus Interfaces.

Auto Inferring a Single Bit Interface

To auto infer a single bit interface:

- 1. Select a port.
- 2. Right-click and select Auto Infer Single Bit Interface.
- 3. From the extended menu, shown in the following figure, select the interface you want to infer.




Figure 4-25: Auto Infer Single Bit Interface Drop-Down



Editing an Existing Interface

To edit an interface:

- 1. Click the interface in the Ports and Interfaces page, right-click and select **Edit Interface**.
- 2. In the Edit Interface dialog box, select the desired options, then click **OK**.

Editing the Interface Information

The General tab of the Edit Interface dialog box, shown in the following figure, displays the instance information for the interface.

| Edit Inter | face | | × |
|--------------------|--------------|---|-------|
| Use the tabs | and fields t | below to modify the Bus Interface on your IP. | 1 |
| <u>G</u> eneral | Port Map | ping Parameters | |
| Interface | Definition: | ⊕ diff_clock_rtl | |
| <u>N</u> ame: | | sys_diff_clock | 8 |
| Mode: | | slave | ~ |
| <u>D</u> isplay n | iame: | | |
| D <u>e</u> scripti | on: | | |
| Interface | presence: | <u>Mandatory</u> Optional | |
| | | | |
| | | | |
| ① Exa | mple: \$my | _num_var > 0 more info | |
| | | ок С | ancel |
| | | | |

Figure 4-26: Edit Interface - General Tab

- 1. To edit an interface, enter the following information:
 - **Interface Definition**: The name of the interface definition.
 - **Name**: The name of the interface instance. This is the name that displays in the Customization GUI and the IP integrator canvas.
 - **Mode:** The mode of the interface instance (Master or Slave).
 - **Display name**: The display name of the interface.



- **Description**: The description of the interface.
- Interface presence: This option determines if the interface can be disabled.
 - The **Mandatory** option defines that the interface is always available for the custom IP.
 - The **Optional** option defines that the interface is disabled when the expression in the text box is false. For more information on setting an enablement expression, see Setting a Dependency Expression.
- 2. Click **OK**.

Mapping the Interface Ports

The Port Mapping tab, see the following figure, displays the mapping of the interface ports to the ports of the custom IP. The ports are listed in two columns representing the logical ports of the interface and the physical ports of the custom IP. Ports mapped to the interface display in the summary table at the bottom of the view.

- 1. Click the interface port in the left column, and select the associated physical port from the right column.
- 2. Click the Map Ports button.

For large interfaces, the **List Options** modifies the port displayed in the columns to simplify connectivity. The options are:

- **Filter Incompatible Physical Ports**: Hide physical ports that do not match the correct direction of the selected interface port.
- **Hide Mapped Ports**: Hide physical and logical ports that have been previously mapped.

The mapped ports are listed in the **Mapped Port Summary** section of the view, shown in Figure 4-27. You can un-map all the previously mapped ports, or selectively un-map ports in the summary view.



| 🍐 Edit Interface | | | | | | × |
|----------------------------------|------------------|-----------------|--------------|-----------------|----|--------|
| Use the tabs and fields below to | o modify the Bus | Interfac | e on your IP | | | 4 |
| General Port Mapping | Parameters | | | | | |
| Interface's Logical Ports | | | IP's Physi | ical Ports | | |
| <u>S</u> earch: Q _▼ | | | Search: | Q, | | |
| CLK_P | | | led_4 | bits_tri_o | | |
| CLK_N | | | D≻ reset | | | |
| | | | D rs232_ | | | |
| | | | - √□ rs232 | | | |
| | | | | iff_clock_clk_i | | |
| | | | L⊮ sys_d | iff_clock_clk_j | p | |
| | | Map | Ports | | | |
| List Options | | | | | | |
| <u> </u> | nvsical Ports | Hide M | apped Ports | | | |
| | | <u></u> ide iii | | | | |
| Mapped Ports Summary | | | | | | |
| - 1 | | | | | | |
| Logical Port | | | Physical P | ort | | |
| CLK_N | | | sys_diff_d | lock_clk_n | | |
| CLK_P | | | sys_diff_d | lock_clk_p | | |
| | | | | | | |
| | | | | | | |
| | | | | | ок | Cancel |
| | | | | | | |

Figure 4-27: Edit Interface – Port Mapping

Adding and Removing Interface Parameters

The Parameters tab, shown in the following figure, displays the parameters defined for the interface. Some bus interfaces require associated parameters. The Vivado IDE identifies some parameters automatically, and recommends those parameters for the interface.

To add interface parameters:

1. Click the **Add** button -

A dialog box to specify the parameter name opens.



| 🔥 Edit Interface | | | | × | | | |
|---|---------------|--|-------------|----------------|--|--|--|
| Use the tabs and fields below to modify the B | us Interfa | ace on your IP. | | 4 | | | |
| | | | | | | | |
| General Port Mapping Parameters | | | | | | | |
| Choose Parameters to Override | | Q ¥ \$ + C 0 | | | | | |
| Search: Q- | | Name | Description | Value | | | |
| > Auto-calculated | | ✓ 	☐ Overridden | | | | | |
| Requires User Setting | | FREQ_HZ | | 20000000 | | | |
| Optional | | BUSIF.BOARD_INTERFACE | | sys_diff_clock | | | |
| optional | \rightarrow | 🚍 User Set | | | | | |
| | + | 🚍 Optional | | | | | |
| | # | Note: Parameters presented in the table above will override the values normally calculated by the software. It is recommended that you only set appropriate values for the parameters in the Required User Setting section. | | | | | |
| | | | ОК | Cancel | | | |

Figure 4-28: Edit Interface Dialog Box

- 2. Enter a parameter name and click **OK**.
- 3. Specify the following for each parameter as you add them:
 - **Description**: The parameter description.
 - **Value**: The parameter value.

By default, these are the fields that are available to enter information.

TIP: *Right-click the Header row for a list of parameter properties to add.*

4. Click **OK**.



Adding Recommended Parameters

If the interface has predefined parameters, you can add the recommended parameters as follows:

- 1. Right-click in the Parameters tab, and select Add Recommended Parameter.
- 2. In the Add IP Parameter dialog box, select the recommended parameter.
- 3. Click **OK**.

TIP: If the Add Recommended Parameter is not available, no predefined parameters are available for that interface definition.

Adding Custom Parameters

If you want to define your own parameters for the interface, you can add your own parameter by right-clicking and selecting **Add Bus Parameter**. In the Add Parameter dialog box, select the name of the parameter, then click **OK**.

Removing Parameters

To remove parameters, select one or more parameters in the table, right-click **Remove Bus Parameter**.





Addressing and Memory

The Addressing and Memory page, shown in the following figure, lets you add a memory-map or address space to the IP.

| Package IP - wave_gen | _ D 7 × |
|--|---|
| Packaging Steps | Addressing and Memory |
| Identification | |
| Compatibility | |
| ✓ File Groups | |
| Customization Parameters | |
| Ports and Interfaces | |
| Addressing and Memory | |
| Customization GUI | |
| Review and Package | Run the Addressing and Memory Map Wizard to add a Memory Map or Address Space to your IP. |
| | |
| | |
| | |
| | |
| | |
| < | |

Figure 4-29: IP Addressing and Memory

If the Create and Package New IP wizard automatically infers an interface for your custom IP, the Addressing and Memory step will be auto-populated with the address map required for the interface.

Identifying an Interface for Address Mapping

If an interface has not been previously mapped, do the following:

1. Click the Addressing and Memory Map wizard link.

Note: Alternatively, right-click and select **IP Addressing and Memory Map Wizard** from the pop-up menu if an interface has already been mapped.

- 2. In the Addressing and Memory wizard, click Next.
- 3. In the Choose IP Interface page, shown in Figure 4-30, select the interface to add a memory map, and click **Next**.



| Addressing and Me | emory Wizard | | | × |
|-----------------------|--|---|---|--|
| | | | | 4 |
| Name | Abstraction Type VInv | Interface Mode | Enablement Dependency | Is Declaration |
| _ ⊪ sys_diff_clock | xilinx.com:interface:diff_clock_rtl:1.0 | slave | | false |
| I RST.RESET | xilinx.com:signal:reset_rtl:1.0 | slave | | false |
| | | | | |
| | | < <u>B</u> ack | <u>N</u> ext > <u>F</u> inish | Cancel |
| | Pinterface elect an IP Interface to a Name rs232_uart | Image: sys_diff_clock xilinx.com:interface:uart_rtl:1.0 Image: sys_diff_clock xilinx.com:interface:diff_clock_rtl:1.0 | Choose IP Interface elect an IP Interface to associate the new IP Object with. Name Abstraction Type VInv Interface Mode Image: Transport of the system of the sy | Choose IP Interface elect an IP Interface to associate the new IP Object with. Name Abstraction Type VInv Interface Mode Enablement Dependency Image: Sys_diff_clock xilinx.com:interface:uart_rtl:1.0 master Image: Sys_diff_clock xilinx.com:interface:diff_clock_rtl:1.0 slave Image: RST.RESET xilinx.com:signal:reset_rtl:1.0 slave |

Figure 4-30: IP Addressing and Memory Configuration Wizard - Choose IP Interface

4. In the Choose IP Object Name page, select the name for the memory map, and click **Next**, then, on the Summary page, click **Finish** to complete the wizard.

Adding an Address Parameter

To add an address, do the following:

- 1. Select a memory-map from the list.
- 2. Right-click, and click Add Address Space.

If the interface is an AXI slave, the dialog box shows as Add Block Space.

3. In the dialog box, select the name of the new address, and click **OK**.

The selected memory map in the Addressing and Memory view now contains a child address space section with the newly-created address. The address list contains the following columns:

- Name: Address name.
- **Display Name**: Address display name.
- **Description**: Detailed description.
- Base Address: Base address.
- **Range**: Range of the block.
- **Range Dependency**: The dependency expression for the address range.
- Width: Width of address.





| ackage IP - config_mb | | | | | | | 2 |
|------------------------------------|------------------------|--------------|---------------|------------|-------------|----------|---------------|
| Packaging Steps | Addressing and M | emory | | | | | |
| Identification | ≍ ♦ | | | | | | |
| Compatibility | Name V 🖽 ddr4_sdram | Display Name | Description | Range 1 | Range Dep | pendency | Width 4096 |
| File Groups | Segments | | | | | | |
| Customization Parameters | Name | Display Name | Description | Add | ress Offset | Range | |
| Ports and Interfaces | 🚥 DDR4 Seg | | | 0 | | 1 | |
| Addressing and Memory | | | | | | | |
| Customization GUI | | | | | | | |
| Review and Package | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | Memory Maps (for s | | s Spaces (for | | | | |

Figure 4-31: Memory Map with Address Block

The **Segment** option is available if the address space is an AXI Master interface.

4. Select the cell of the address to enter the desired information.

Adding or Removing an Address Parameter

To add an address parameter, do the following:

- 1. Click the address in the list.
- 2. Right-click and select Add Address Space Parameter.
- 3. In the dialog box, select the name, and click **OK**.
- 4. Select the cell of the address block parameter to enter the information.

To remove an address parameter do the following:



- 1. Select the address parameter in the list.
- 2. Right-click and select Remove Address Space Parameter.

The IP Addressing and Memory Wizard Summary page opens, which describes the name of the new space map as well as to which interface the address space references.

3. Review the summary, and click **Finish**.

Customization GUI

The Customization GUI page, shown in the following figure, provides an environment for the GUI customization of your custom IP. This page lets you customize the layout by adding display pages, parameter groupings, and text fields.

After you setup the parameters of your IP in the Customization Parameters page, you can customize the GUI to change how a user interacts with your custom IP.

Initially, the Customization GUI generates a layout with all the viewable parameters displayed on a single page of the GUI, as shown in the following figure:

| ckaging Steps | Customization GUI | | | |
|--|---|--|---------------|--------------|
| Identification | Layout | Preview | | |
| Compatibility | Q ¥ \$ + − ↑ * | Show disabled ports | Component Nam | e wave_gen_0 |
| File Groups | Window Component Name | | Baud Rate | 115200 |
| Customization Parameters | ∨ 🖹 Page 0 | | Clock Rate Rx | 200000000 |
| Ports and Interfaces | 🔅 Baud Rate | | Clock Rate Tx | 166667000 |
| Addressing and Memory | 🔅 Clock Rate Tx 🔅 Nsamp Wid | | Nsamp Wid | 10 |
| Customization GUI | Pw | | Pw | 3 |
| Review and Package | 🗖 Hidden Parameters | | | |
| | | clk_pin_p txd_pin clk_pin_n spi_clk_pin rst_pin spi_mosi_pin rxd_pin dac_cs_n_pin lb_sel_pin dac_clr_n_pin lb_sel_pin led_pins(7:0) | | |

Figure 4-32: Package IP – Customization GUI

The two columns that display in the Customization GUI page are:



- Layout: A hierarchical display of the layout which allows for modification of the custom IP GUI.
- **Preview**: A preview display of the Customization GUI of the custom IP.

The **Layout** column displays a hierarchical view of the customization GUI components.

Within a **Window** component, which is the top-level to which to associate the customization components, there are a total of four components that you can create to customize the display of your custom IP GUI:

- **Page**: An individual page to display the parameters of the custom IP.
- **Group**: A collection of parameters to display in a single group.
- Parameter: A parameter of the custom IP.
- **Text**: A text field to display any necessary information in the GUI.

Each component can be associated hierarchically to other components within the customization layout. The **Group**, **Parameter**, and **Text** components can be within a **Page** or **Group**. The **Page** component can only be a child of the **Window** component.

The preview view shows you a real-time feedback view of the customization GUI as it would appear if the IP was customized through the IP catalog.

The components in the preview display in the same order in which they are arranged in the layout. You can change the order in which the components display by dragging the components in the layout column to the location you want.

The Customization GUI page retains its information, thereby allowing for a simple iterative process for updating the custom IP because it only affects the parameters that were added or removed.

Adding Parameters to the Layout

To add parameters to the layout, do the following:

1. Click the hierarchical level (page or group) you want to add the parameter, right-click and select **Add Parameter**.

Note: Alternatively, you can click the **Add** button from the toolbar.

- 2. In the Add Parameter dialog box, select the following options.
 - **Available Parameters**: The available parameters of the custom IP. These are parameters that have not been previously added to the Customization GUI.
 - **Display Name**: The label text displayed for the parameter in the Customization GUI.
 - **Tooltip**: The text displayed for the tooltip when hovering over the parameter in the Customization GUI.



- **Show Label**: The option to disable the label (Display Name) of the parameter.
- 3. Click **OK**.

Adding Groups to the Layout

To add groups to the layout, do the following:

1. Click the hierarchical level (page or group) you want to add the group, right-click and select **Add Group** from the popup menu.

Note: Alternatively, you can click the **Add** button from the toolbar.

- 2. In the Add Group dialog box, select the following options, and click OK.
 - **Display Name**: Text that displays as the group header in the Customization GUI.
 - **Tooltip**: Text that displays for the tooltip when hovering over the group in the customization GUI.
 - **Layout**: The option to display the components of the group vertically or horizontally.

Adding Pages to the Layout

To add pages to the layout, do the following:

1. Click the **Window** component, right-click, and select **Add Page**.

Note: Alternatively, you can click the **Add** button from the toolbar.

- 2. In the Add Page dialog box, select the following options.
 - **Display Name**: The label text displayed on the tab for the page in the Customization GUI.
 - **Tooltip**: The text displayed for the tooltip when hovering over the page contents in the Customization GUI.
- 3. Click **OK**.

Adding Text to the Layout

To add text to the layout, do the following:

1. Click the hierarchical level (page or group) to which you want to add the text, then right-click and select **Add Text**.

Note: Alternatively, you can Click **Add** button **—** from the toolbar.

2. In the Add Text dialog box, select the following options.



- **Display Name**: The label text displayed in the layout and the tooltip for the text in the customization GUI.
- Text: The text displayed in the Customization GUI.
- 3. Click **OK**.

Review and Package

The Review and Package section, shown in the following figure, provides a summary of the IP and information about the settings you selected after packaging.

The IP is initially packaged at the end of the Create and Package New IP wizard. If any changes occur to any of the packaging steps of the custom IP, the custom IP must be repackaged for the changes to go into effect.

| Proje | ect Summary × Package IP - wa | we_gen × | 1 [] |
|-------|-------------------------------|---|------|
| Pac | kaging Steps | Review and Package | |
| ~ | Identification | Summary | |
| ~ | Compatibility | Display name: wave_gen_v1_0 | |
| ~ | File Groups | Description: wave_gen_v1_0 Root directory: c:/Temp/wavegen | |
| ~ | Customization Parameters | | |
| ~ | Ports and Interfaces | After Packaging | |
| | Addressing and Memory | Create archive of IP - c:/Temp/wavegen/xilinx.com_user_wave_gen_1.0.zip edit | |
| 1 | Customization GUI | Project will be removed after completion | |
| | Review and Package | Edit packaging settings | |
| | | Package IP | |

Figure 4-33: Package IP – Review and Package

The summary information is the identification data of the custom IP from the Identification section. To change the information, make the modifications in the Identification section, as described in Identification.

The After Packaging section contains information about the Vivado IDE actions after packaging is complete.



The information that describes how the packager behaves is based on the IP Packager Settings, described in the Using the Packager Settings, are as follows:

- Archive Information: Select whether an archive of the IP is going to be created.
- **Repository Information**: The location of the IP for the Vivado repository manager.

In the IP Project Settings, you have an option of creating an archive of the custom IP definition. By default, the custom IP is generated at the IP root directory in which the source files are referenced relatively from the IP root directory location, if possible.

When an archive is created, the Vivado IDE compresses all the relatively referenced files into a single archive file. This archive file can be used in a Vivado repository by using the single archive file or extracting the archive file in a desired repository location.

After the IP is packaged, the custom IP is available in the IP catalog of the current Vivado project. The Vivado IDE automatically adds the IP root directory of the custom IP to the Repository Manager in the IP Project Settings. The IP root directory is the location of custom IP definition and the location required to add to the Repository Manager of other Vivado projects that require the custom IP.

Re-Packaging IP

Note: In Vivado 2018.x and beyond, re-packaging an IP also repackages the IP in an archived project.

To re-package IP, do the following:

- 1. At the bottom of the Review and Package view, click the **Re-Package IP** button.
- 2. If successful, click **OK** on the Package IP popup dialog box.



IMPORTANT: Repackaging an IP and changing the default parameter values does not change the customization parameters in the IP instance. Each IP instance must be manually changed to the new default value if that change is required.

Archiving an IP Project

To create an archive of the IP, do the following:

- 1. Click the **Create archive of IP** option in the IP Packager Project settings, as described in Using the Packager Settings.
- 2. To open the IP Packager settings, click the **Edit packaging setting** hyperlink.
- 3. In the **After Packaging** section, click the **edit** hyperlink to change the name and location of the archive.

Note: By default, the archive name is <Vendor>_<Library>_<Name>_<Version#>.zip.



4. In the Package IP dialog box, fill in the following options, and click **OK**.

•Archive name: The name of the archive file.

•Archive location: The location where the archive file is to be created.

Archiving an IP Project with Source Files

Note: When modifying the Block Design IP of a design with sources, the archived project is opened and no Packager settings are provided; consequently you must re-do the Packaging a Block Design steps. Any modifications done in the packager must be re-applied.



IMPORTANT: To have an archive with source, the Include Source project archive needs to be enabled before beginning the packaging steps

To create an archive of the IP with the source files, do the following:

- 1. From the Project Manager, click the **Settings** button, and open the **IP** > **Packager** settings.
- 2. Click the **Create archive of IP** option in the **IP Packager Project** settings, as described in Using the Packager Settings.
- 3. Click the Include Source project archive option.

You can view the archive file from the **File Groups** under the **Miscellaneous** folder.



Chapter 5

Creating New Interface Definitions

Introduction

Interface definitions provide the capability to group functional signals into a common interface grouping to use between IP in a Xilinx® Vivado® IP integrator diagram. The interface definition give you more a comprehensible diagram, and also enforces a standardized expectation that signals are designed to work between IP pairs.

Xilinx provides many interface definitions, including standardized AXI protocols and other industry standard signaling; however, some legacy or custom implementations have unique IP signaling protocols.

You can define your own interface and capture the expected set of signals, and ensure that those signals exist between IP.

The Create Interface Definition option uses the IP-XACT industry standard specification. The interface definitions use two files that together correspond to a bus definition file (myInterface.xml) and an abstraction definition file (myInterface_rtl.xml).

The Vivado IDE uses the created interface definition to support mapping logical ports and inferring bus interfaces on the IP Definition in the IP packager.

The IP Packager bus interface algorithms are based on the bus definitions and are almost completely data driven. The algorithm works similarly with Xilinx-provided definitions as well as user created interfaces.

AXI4 memory-mapped and AXI4-Stream interfaces have additional DRC checks beyond the data-driven heuristics.

See Inferring Signals for more information about signal naming and inferring signal names.



Creating a New Interface Definition

To create a new Interface definition:

1. Select **Tools > Create Interface Definition**. The Create Interface Definition dialog box opens, as shown in the following figure.

| | eate new interface definition' or 'Extend from' an to identify the new interface. 'Name' is required. | |
|--------------------|--|---|
| <u>C</u> reate new | rinterface definition | |
| Extend fron | n 🕀 aximm_rtl | |
| Identification | | |
| <u>V</u> endor: | xilinx.com | 8 |
| <u>L</u> ibrary: | user | 8 |
| <u>N</u> ame: | | |
| Ve <u>r</u> sion: | 1.0 | 8 |
| Location: C: | /Xilinx//ip_repo | 0 |
| ~ | | |

Figure 5-1: Create Interface Definition Dialog Box

- 2. Select one of the interface types from the following options:
 - **Create new interface definition**: Creates an empty interface, which is the typical use case.
 - **Extend from**: Creates a new interface using the existing interface definition port list as a template. This is an advanced feature.

If you create a new interface definition, the Interface window opens without any pre-determined ports in the Ports list. You can add the ports as necessary.

If you extend from an existing interface, the Interface tab opens with the ports pre-populated in the Ports list. You can add or delete the ports as necessary.



- 3. In the Identification fields, enter the following information for the interface:
 - **Vendor**: The vendor of the interface. This is also the identifier for the vendor that displays in the interface definition **V**LNV. Provide the vendor information using the standard Internet domain order.
 - **Library**: The library in which the interface belongs. This is also the identifier for the library that displays in the interface definition VLNV.
 - **Name**: The name of the interface, which is also the identifier for the name that displays in the interface definition VL**N**V.
 - **Version**: The version of the interface, which is also the identifier for the version that displays in the interface definition VLN**V**.
 - **Location**: The directory where the pair of interface XML files are created.
- 4. Click **OK**.

You can now move to using the Interface Definition Editor and adding Ports.

Using the Interface Definition Editor

After you finish creating the new interface definition, the workspace editor for the interface opens in the Interface Definition Editor for modifications, as shown in the following figure.

| Vendor: xilinx.com Name: my_waw Description: | | | | | | 8 | Library: | [| user | | | | | |
|--|---|-----------------|---------------------|-------------------|----------------|--------------------|---------------|------------|-------------|-------------|------------------|------------------|-------|----------------------|
| | _gen_interface | | | | | | Library: user | | | | | | 8 | |
| Description: | my_wave_gen_interface | | | | | | | | 1.0 | | | | | 8 |
| Description. | | | | | | | Display Na | ame: | | | | | | |
| Location: c:/Users/r | Location: c:/Users/robbinr/AppData/Roaming/Xilinx/ip_repo/my_wave_gen_interface.xml | | | | | | | | | | | | | |
| Ports | | | | | | | | | | | | | | |
| Q + - 🗈 | | | | | | | | | | | | | | |
| Name Desc | ption Master Presence | Master Width | Master Direction | Slave Presence | Slave Width | Slave Direction | ls Address | ls Data | ls Clock | ls Reset | Default Value | Tristate Role | Group | Class |
| D clk_pin_p | required | 1 | in | required | 1 | out | | | | | | | | bus_abstraction_port |
| clk_pin_n | required | 1 | in | required | 1 | out | | | | | | | | bus_abstraction_port |

Figure 5-2: Interface Definition Editor



The following fields are available to describe the identification of the interface definition:

- **Vendor**: The vendor of the interface definition. This is also the identifier for the vendor that displays in the **V**LNV of the interface definition.
- **Library**: The library in which the interface belongs. This is also the identifier for the library that displays in the V**L**NV of the interface definition.
- **Name**: The name of the interface. This is also the identifier for the name that displays in the VL**N**V of the interface definition. Use short interface names because the IP block diagram has limited space.
- **Version**: The version of the interface. This is also the identifier for the version that displays in the VLN**V** of the interface definition.
- **Description**: The description of the interface definition.
- **Display Name**: The display name of the interface definition.
- Location: The name and location of the IP-XACT standard XML file.

Adding Logical Ports to the Interface

To add logical port to the interface, do the following:

1. On the ports list, right-click and select **Add Port**.

Alternatively, you can click the **Add** button **—** on the toolbar. The following figure shows the Add Port dialog box.



| i Add Port | | | | × |
|------------------------|--------------------|-----------------------------|--------------|--------------------|
| Create a new port w | rith the following |) properties | | $\mathbf{\lambda}$ |
| | | | | |
| Display <u>N</u> ame: | | | | |
| Descr <u>i</u> ption: | | | | |
| Default <u>V</u> alue: | | | | |
| Master | | Slave | | |
| <u>W</u> idth: | | Widt <u>h</u> : | | |
| <u>P</u> resence: | required 🔨 | Presence: | required 🗸 🗸 | |
| Directi <u>o</u> n: | in 🔹 | Direction: | out 🗸 | |
| Туре | | | | |
| Addre | ss 🗌 Data 🗍 | <u>C</u> lock <u>R</u> eset | | |
| | | | | |
| ? | | ок | Car | ncel |
| | | | | |

Figure 5-3: Add Port

- 2. Enter the required information, as follows:
 - **Display Name**: The name of the logic port. In the Xilinx convention, these names are uppercase and are not prefixed with the name of the interface.
 - **Description**: Enter a human-readable description for the logical port. Any transaction signaling must be described.
 - **Default Value**: When the port is optional, IP Integrator uses this default value to drive the **in** mode port when unconnected.

Note: If this port is part of the control logic, and is optional, it is important that the value is set to allow transactions to continue and not stall.

- 3. In the Master and Slave sections, set the following:
 - Width: Required bit width of the mapped port for master/slave mode bus interfaces exposed on an IP. Values are: -1 (undefined width), 1 (single bit signal), or a fixed value.
 - **Presence**: Set to either required or optional, indicating if the logical port is required to be mapped in master/slave mode bus interfaces exposed on an IP. Allowed values are: **optional**, **required**, and **illegal**.





• **Direction**: Required port mode when mapped for master/slave mode bus interfaces exposed on an IP. Values are **in**, **out**, and **inout**.

Note: Often the slave and master widths are the same.



IMPORTANT: Typically the slave and master directions are opposite. If the directions are the same, IP Integrator might not be able to properly directly connect the master and slave.

- 4. In the Type section, set the following:
 - **Address**: Check this option when the logical port serves as an address line.
 - **Data**: Check this option when the logical port carries data and is not a control, addressing, or clock/reset.
 - **Clock**: Check this option when the logical port is a clock line.
 - **Reset**: Check this option when the logical port is a reset line.
- 5. Click **OK**.

Adding Logical Ports from a Previously Defined Interface

When creating the definition of the interface, you can additionally extend interfaces to the custom interface. To do so:

1. From the ports lists, right-click and select Copy Ports From.

Alternatively, click the **Copy Interface Ports** button **E** on the toolbar.

2. In the Copy Interface Ports dialog box, select the interface which logical ports from which to copy, then click **OK**. Ports from the selected interface are populated in the Ports list.

Note: Any previously defined port with the same name as one of the imported ports is overwritten.

Editing Logical Ports

After you create a logical port, a new row displays in the Create Interface Definition table. The logical port columns displays the information described in the Add Port dialog box when adding a logical ports. To edit the port information, select the column cell for the port you want to edit.

Setting Tristate Signaling

The following cells provide advanced information for tristate signaling and can be specified to allow a cross-over like connection between masters and slaves with a triple of tristate signals.

www.xilinx.com



Because a device does not have true tristate lines inside the fabric, a triple of signals (**in**, **out**, **tristate**) represents a tristate pair.

When you create an interface with the triple of signals, add the following information, which is required to allow connectivity between masters and slaves.

- **Tristate Role**: This indicates if the port is part of a tristate triple of signals, and which role. Non-tristate ports leave this cell blank. Values are **in**, **out**, and **tristate**.
- **Group**: When there are multiple tristate triples in the interface, it is important that the three signals be grouped together. This field must have the same string identifier entered for the three ports that form the same unique tristate.

Completing the Interface Definition Creation

When you have completed providing the required information in the Interface Definition Editor, click the **Save** button centered at the bottom of the view to save the pair of XML files. To throw away edits, click the **Discard** button.

Re-Editing Interface Definitions

To edit an interface definition, in **File > IP > Open IP-XACT File**, browse to either of the bus definition file (my_interface.xml) or abstraction definition file (my_interface_rtl.xml). Both files must be in the same directory for the Vivado GUI to edit the definition correctly.

Using a New Interface Definition

Similar to IP Definitions, the IP-XACT bus definition files must be in a repository path for the IP packager and IP integrator tools to use the files.

RECOMMENDED: Structure your /IP repository to have a single directory with an /interfaces subdirectory to contain the interface definition files, and a peer IP subdirectory to contain your IP definition files. A repository path must be added at, or preceding, the directory that contains the IP definition file. For example, <repository_path>/IP/interface or <repository_path>/IP/IP.

To see the interface definition files in the IP catalog, ensure that the catalog is organized to display by repository. See Using the Packager Settings for the display settings. Select the user repository with the new interface definition files. A tab displays the names and number of interfaces.





Note: After the interface definitions are recognized in the projects catalog, the IP packager lets the IP Definition feature create bus interfaces, based on the bus definition, including the ability to infer the bus interface port mapping.



IMPORTANT: The IP packager uses a name-matching heuristic which is based on the logical port names matching the physical ports in the IP. IP packager automatically detects AXI interfaces when the names of the HDL modules ports follow the <interface_name>_<AXI signal name> convention. For example, s_axi_awvalid, where s_axi is the interface name and awvalid is one of the AXI signal names used in the interface. Module ports with the same <interface_name> are mapped into the named interface. See the Vivado Design Suite: AXI Reference Guide (UG1037) [Ref 24] for more information regarding AXI interfaces.



TIP: Use short interface names because the IP block diagram has limited space.





Chapter 6

Encrypting IP in Vivado

Introduction

The Vivado® Design Suite supports version 2 (V2) of the IEEE-1735-2014, *Recommended Practice for Encryption and Management of Electronic Design Intellectual Property (IP)* [Ref 37].



TIP: In the event of any discrepancies or errors in this document, the IEEE 1735-2014 standard document supersedes this content.



VIDEO: See the Vivado Design Suite QuickTake Video: Using IP Encryption Tool in Vivado Design Suite for more information about encryption.

Licensing

The IEEE-1735 v2 encryption feature requires a license which you can request. See Answer Record 68071 for details.

Note: Encryption license features are tied to specific Vivado versions. When requesting a license, include the exact version of Vivado (for example, 2017.4 or 2018.1) for which a license is required.

Scope

The scope of IP encryption and protection in the Vivado Design Suite tool flow is limited up to the point of bitstream generation. Protection of the bitstream itself requires encryption of the bitstream on the programmed Xilinx® device, a step that usually resides in the hands of the IP user, not the IP creator. See this link to the *Vivado Design Suite User Guide: Programming and Debugging* (UG908) [Ref 15] BITSTREAM.ENCRYPTION.ENCRYPT property, for more information on bitstream encryption.

Although there are many different formats of design source files, IEEE-1735-2014 only applies to Verilog, SystemVerilog, and VHDL formats. These RTL standards are also governed by the IEEE, and it is by mutual agreement that those standards will allow IEEE-1735 to define behavior in IP security until such a time as the recommendations in IEEE 1735 can be retrofitted into the original language standards contained in the language reference manuals (LRMs). Popular netlist formats, like EDIF, are not covered by IEEE 1735.

www.xilinx.com



IEEE 1735 Trust Model

A trust model answers the basic question, "Who decides if the security provided by a given flow is sufficient." Past trust models favored the tool providers; each tool vendor could choose what to show or not show for protected IP after that IP enters the control of the tool chain for each vendor. In some cases, like simulation tools, a common understanding has been reached between tool vendors, and a de-facto approach to visibility and protection is adopted.

IEEE 1735 aims for a trust model based upon the concerns of the IP author. The assumption is that the IP author should be able to specify how their secured IP can be viewed, used, how access can be revoked later, even in different vendor tools. There is a balance; however, in that all tool vendors might not be able to build the same levels of security into their tools. The trust model can be summed up by the following: Encryption of source code is a mandate by the IP author that they expect their IP to be secure. Tool behavior should default to the maximum reasonable protection tool is capable of while still accomplishing tool goals.

In some cases, default tool behavior may be either too restrictive or too permissive. IEEE 1735 based encryption allows for the IP author to state their desired behavior for target tools. If a tool vendor cannot adhere to any specific requests, the tool should stop processing, unless a special exemption is granted for that tool from a particular vendor.

Access Rights Management

IEEE-1735-2014 V2 lets an IP author manage access rights to their IP, expressing how they want various vendor tools to interact with the IP. These access rights are placed into sections of the RTL code, inside the encryption definition area.

The following sections describe the types of rights, as follows:

- Common Rights
- Vendor-Specific Rights
- Conditional Rights



Common Rights

Common rights specify general guidelines that apply to all EDA tools. These rights apply to all the tool-vendors specified by the IP author in the encryption definition area. If a tool vendor cannot comply with a common right, the tool vendor must error out and stop processing the encrypted file.

Vendor-Specific Rights

The IP author can also grant each tool vendor specific rights that apply just to their tool flow. An example of this would be controlling the behavior of Vivado Logic Analyzer probes, which is unique to Xilinx. The value of an access right in the vendor-specific area overrides the value in the common rights block of the same name for the specified vendor.

Conditional Rights

IEEE-1735-2014 V2 also introduces a language construct which allows IP authors to specify different access rights under different conditions. An example of a conditional right might include not allowing decryption of the IP for simulation.

Understanding IEEE 1735 Structural Elements

The basic regions in a design protected with IEEE-1735-2014 V2 are, as follows:

- **Definition area**: The IP author determines which tool vendors to support, and what access rights to grant to all tools, or to a specific tool. Most of the definition area remains in plain-text, even after encryption, because there are basic formatting instructions that the design tools need to properly decrypt the encrypted data.
- **Encrypted Key Definition**: Contains the encryption keys for tool vendors supported by the IP.

Although technically part of the Definition area above, the key definition must, itself, be encrypted by the encryption tool in order to ensure that only authorized vendors can access the key and decrypt the encrypted payload.

- Encrypted payload: The encrypted IP Verilog, SystemVerilog, or VHDL source code.
- **Plain-text payload**: An unencrypted portion of the IP source-code. Within a single RTL source file, some content can be encrypted, and other content can be unencrypted. You do not need to encrypt the whole design file.



IMPORTANT: In keeping with 1735 recommendations, Vivado handles encryption at the granularity of the module or entity and architecture pair.





The following sections define different sections of the definition area, and related pragmas that must be defined in the IP source code to support encryption. The examples are written in VHDL form. The Verilog and SystemVerilog syntax is the same except the `pragma protect keywords in Verilog replaces the `protect keyword in VHDL.

Version and Other Pragmas

IEEE-1735-2014 V2 compliance level is specified by the version pragma, as follows:

```
`protect version = 2
```



TIP: Version 1 (V1) of IEEE-1735 -2014 is supported by Xilinx under an early access program. Improper use of V1 can inadvertently expose your design. Please contact your local sales office or Applications Engineer for more information.

The encryption tool might add some optional pragmas to identify itself, as follows:

```
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2017"
```

Common Block Definition

Common rights are placed into commonblock section. The beginning and end of this block are defined by the following pragmas, as follows:

`protect begin_commonblock
...
`protect end_commonblock

Common Rights

The set of common rights is defined in the following table, with a description of the default value, valid values as defined by the IEEE specification, and valid values as accepted by the Vivado tools. The term *delegated* means that the IP author is delegating an access right to the tools to do what is needed to process the IP.

Rights must evaluate to the Xilinx *valid values* under all circumstances. Evaluation to non-supported values causes the tool to stop processing the encrypted data.



Table 6-1:Common Rights

| Name | Purpose | Default Value | Valid Values ⁽¹⁾ | Xilinx Valid Values |
|--------------------|---|---------------|---|--|
| error_handling | What is the tool allowed to show in Error messages? | "delegated" | "delegated" "srcrefs" "plaintext" | "delegated" ^a |
| runtime_visibility | What is tool allowed to show during display, tcl, or output reports? | "delegated" | "delegated" "interface_names" "all_names" | "delegated" |
| child_visibility | If a protected module instantiates an unprotected child, how should error_handling and runtime_visibility be handled on that child? Displayed messages could expose path-names through protected regions. | "delegated" | "delegated" "allowed" "denied" | "delegated" "allowed" |
| decryption | Is the tool even allowed to decrypt the module? This is often used in conditional rights. | "delegated" | "delegated" "true" "false" | "delegated" "true" "false" Note: "delegated" = "true" |

Notes:

1. Valid values are case sensitive, and must be specified as shown.

2. The behavior of Vivado tools can vary for delegated access rights. See Table 6-5 for more information.

Vendor-Specific Tool Block Definition

Tool vendor specific rights are placed into vendor specific toolblock sections. There has to be at least one tool block for each encrypted block. This block also contains the encryption key definition for the tool vendor.

The beginning and end of this block are defined by the following pragmas:

```
`protect begin_toolblock
...
`protect end toolblock=""
```

0

TIP: Tool blocks are vendor-specific; consequently, each vendor has a separate toolblock defining their encryption key and access rights.





Xilinx Tool Rights

Xilinx has created five specific tool rights that control Vivado tool behavior, as listed in the following table.

Table 6-2: Xilinx Specific Tool Rights

| Xilinx Right Name | Meaning | Xilinx Valid Values | Default Values |
|------------------------------|---|------------------------|------------------------|
| xilinx_configuration_visible | Are the LUT values allowed to be visible in viewers, editors, and so forth, in Vivado? | "true", "false" | "false" |
| xilinx_enable_modification | Can netlist information within the protected region (hierarchy, connections, LUTs, and so forth) be modified using the Vivado tool? | "true", "false" | "false" |
| xilinx_enable_probing | Is the customer allowed to insert or instantiate Vivado debug probes in the protected region? | "true", "false" | "false" |
| xilinx_enable_netlist_export | Is Vivado allowed to export a netlist of protected region? | "true", "false" | "true" |
| xilinx_enable_bitstream | Is the Vivado tool allowed to write out a bitstream? | "true", "false" | "true" |
| xilinx_schematic_visibility | Is Vivado allowed to show module names of the protected region in schematic or hierarchy viewer? | "true", "false" | "false" ⁽¹⁾ |

Notes:

1. If xilinx_schematic_visibility right is not present in Xilinx toolblock, by default Vivado will hide module names inside the protected regions.

IMPORTANT: IPs encrypted using 2018.3 or older version of Vivado, when used with 2019.1 or future versions, will not show module names due to the introduction of xilinx_schematic_visibility right. Kindly update your IP and set this right to "true" in order to explicitly allow schematic visibility. Moreover, IPs encrypted with this right cannot be decrypted using 2018.3 or older version of Vivado.

Key Definition and Rights Digest Method

The encryption key and rights digest method must be defined as part of a vendor specific toolblock. These are a set of mandatory pragmas which define the vendor public encryption key, key related attributes, and method for calculating the digest for rights in the toolblock of each vendor. The following example shows these pragmas and their valid values for Xilinx.

```
`protect key_keyowner = "Xilinx"
`protect key_method = "rsa"
`protect key_keyname = "xilinxt_2019_11"
`protect rights_digest_method = "sha256"
`protect key_public_key
...
```



Rights Definition

The basic syntax for expressing an access right uses the control keyword introduced for IEEE-1735-2014 V2.

Generally, the pragma looks as follows:

`protect control <right> = <rights_expression>

Where:

5

- control is the keyword identifying an access right.
- <right> is the access right being defined.
- <rights_expression> is a statement of the availability of the right.

IMPORTANT: Valid values for the rights_expression are case sensitive.

For example:

`protect control xilinx_configuration_visible = "false"

Conditional Rights Definition

Conditional rights let IP authors specify different access rights under different evaluated conditions. The basic syntax for defining a conditional access right is:

`protect control <right> = <condition> ? <true_expression> : <false_expression>

Where:

- control is the keyword identifying an access right.
- <right> is the access right being defined.
- <condition> is a condition test for the specified access right.
- <true_expression> is the rights expression applied when the <condition> is true.
- <false_expression> is the rights expression applied when the <condition> is false.
- When <condition> evaluates as true, the right takes the value of <true expression>, else right gets the value of <false expression>.

For example:

```
`protect control decryption = (xilinx_activity==simulation) ? "false" : "true"
```

The results of the conditional expression defined above are detailed in the following table.

www.xilinx.com



| Table 6-3: | Conditional Expression Evaluation | ated |
|------------|-----------------------------------|------|
|------------|-----------------------------------|------|

| xilinx_activity | Condition (xilinx_activity==simulation) | ?: Expression Result | Comment |
|-----------------|--|-------------------------|--------------------------------------|
| simulation | true | "false" | Source data is <i>not</i> decrypted. |
| synthesis | false | "true" | Source data is decrypted. |
| implementation | false | "true" | Source data is decrypted. |

Conditional Rights Qualifiers

The IEEE 1735-2014 V2 standard defines activity as a conditional keyword. However, Xilinx does not support this keyword, and instead uses xilinx_activity as a conditional keyword.



IMPORTANT: Other conditional keywords defined by IEEE 1735-2014 standard are not supported by *Xilinx*.

The xilinx_activity keyword breaks down the tool flow into abstract activities that align with the specific activities supported by the Vivado Design Suite.

The following table lists the supported values for the xilinx_activity keyword.

| Table 6-4: | xilinx | _activity | Condition | Keywords |
|------------|--------|-----------|-----------|----------|
|------------|--------|-----------|-----------|----------|

| Value | Definition |
|----------------|--|
| simulation | The abstract activity that applies to tools that provide execution semantics. For Vivado simulator, this would refer to simulation at any stage of the tool chain. |
| synthesis | The abstract activity that applies to tools that transform the IP into another symbolic form. In the Vivado tool flow, this equates to Vivado synthesis. |
| implementation | The abstract activity that applies to tools that does place and route of the netlist on FPGA device resources. In Vivado, this equals Vivado Implementation phase. |

Valid Rights Specification for Xilinx

The following is a partial VHDL encryption sample that shows a valid specification of the error_handling.

Although the commonblock specifies a value of "srcrefs", which Xilinx *does not* support; that value is overridden in the Xilinx-specific toolblock.

In the following example, the IP author has defined the error_handling as "delegated", which Xilinx supports.

```
`protect begin_commonblock
`protect control error_handling = "srcrefs"
`protect end_commonblock
```



```
`protect begin_toolblock
`protect key_keyowner="Xilinx",...
`protect control error_handling = "delegated"
```

Invalid Rights Specification for Xilinx

In the following invalid example, error_handling specifies a value of "srcrefs" in the commonblock, which Xilinx *does not* support. The Xilinx toolblock contains a conditional statement to override the error_handling right; however, when the xilinx_activity condition evaluates to TRUE, the unsupported value "srcrefs" is assigned to the right.

In the following example, the Vivado tool issues an error and stops when attempting to decrypt this block.

```
`protect begin commonblock
`protect control error_handling = "srcrefs"
`protect end_commonblock
`protect begin_toolblock
`protect key_keyowner="Xilinx", ...
`protect control error_handling = (xilinx_activity==synthesis)? "srcrefs" :
"delegated"
```

Encryption Payload

This is the IP RTL source code which needs to be protected. The beginning and end of the source code to be encrypted is defined using the following pragmas:

`protect begin
...
`protect end

Note: The above pragmas are needed only when the encryption key is embedded inside the HDL code. If you are pointing to a standalone encryption keyfile during encryption process then you do not need to use above pragmas inside your RTL code.

Understanding How Rights Affect Vivado Tools

Following table shows how different rights affect the various Vivado tools. It includes both common rights and Xilinx-specific rights.



| Right/ Type | Simulation | Synthesis Vivado Synthesis | Implementation Vivado Implementation/ Timing/Viewers |
|--|--|---|--|
| error_handling/ common | delegated = Hide error message references inside encrypted areas. | delegated = Hide error message references inside encrypted areas. | • Not Applicable (NA) ⁽¹⁾ |
| runtime_visibility/ common | delegated = Follow current Vivado simulator behavior- hiding visibility in hierarchy viewer, and so forth. | delegated = Follow current Vivado default behavior- hiding visibility. | delegated = All names/hierarchy visible |
| child_visibility/ common | delegated = No change to current Vivado simulator behavior (equivalent to Denied - hidden) allowed = Show hierarchy, error messages for child levels. | delegated = No change to current behavior (equivalent to Denied - hidden) allowed = Show names/message for child levels. | delegated = allowed = No change to current behavior of Vivado implementation. |
| decryption/ common | delegated/true = Read in decrypted file. false = Do not read in decrypted file - issue message and stop processing. | delegated/true = Read in decrypted file. false = Do not read in decrypted file - issue message and stop processing. | delegated/true = Read in decrypted file false = Do not read in decrypted file - issue message and stop processing |
| xilinx_enable_netlist_export/ xilinx-specific | NA | true = write_vhdl and write_verilog output netlists false = write_vhdl and write_verilog do not run | true = write_vhdl and write_verilog output netlists false = write_vhdl and write_verilog do not run |
| xilinx_configuration_visible/ xilinx-specific | NA | true = LUT contents visible. false = LUT contents NOT visible. | true = LUT contents visible. false = LUT contents NOT visible. |
| xilinx_enable_modification/ xilinx-specific | NA | true = Netlist modifications are allowed false = Netlist modifications are not allowed | true = Netlist modifications are allowed false = Netlist modifications are not allowed |
| xilinx_enable_probing/ xilinx-specific | NA | true = Allow customer to insert Analyzer probes into encrypted module/entity. | true = Analyzer probes may be inserted into encrypted module/entity. |

Table 6-5: How Rights Affect Vivado Tool Activities

| Table 6-5: | How Rights Affect Vivado Tool Activities (Cont'd) |
|------------|---|
|------------|---|

| Right/ Type | Simulation | Synthesis Vivado Synthesis | Implementation Vivado Implementation/ Timing/Viewers |
|---|------------|-------------------------------|---|
| xilinx_enable_bitstream/ xilinx-specific | NA | NA | true = Grant right to generate bitstream. false = Do not generate bitstream. |

Notes:

1. NA = Has no affect on the Vivado tool.

RTL Encryption Examples

VHDL Syntax

The following VHDL example features a common block that delegates error handling, and prohibits decryption during simulation using the IEEE defined activity condition, for which Xilinx uses xilinx_activity.

Then, a Xilinx tool-specific block hides the configuration, prevents modification, and prevents probing of the encrypted logic. These are the three most-recommended Xilinx-specific rights. The tool-specific block also overrides the common block, granting the decryption right during simulation with the xilinx_activity condition. The code snippets that set these rights are highlighted in bold below:

```
`protect version = 2
`protect begin_commonblock
`protect control error handling = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_method = "rsa", key_keyname =
"xilinxt 2019 11", key keyowner
. . .
`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end toolblock = ""
`protect begin
-- Secure Data Block
-- Protected IP source code is inserted here.
. . .
. . .
. . .
`protect end
```



Verilog Syntax



TIP: In Verilog and SystemVerilog, the `pragma protect keyword replaces the `protect keyword in VHDL.

The following example is a Verilog version of the preceding VHDL example:

```
`pragma protect version = 2
pragma protect begin commonblock
`pragma protect control error handling = "delegated"
`pragma protect control decryption = (activity==simulation)? "false" : "true"
`pragma protect end commonblock
`pragma protect begin_toolblock
`pragma protect rights digest method="sha256"
`pragma protect key_keyowner = "Xilinx", key_method = "rsa", key_keyname =
"xilinxt 2019 11", key public key
`pragma protect control xilinx configuration visible = "false"
`pragma protect control xilinx_enable_modification = "false"
`pragma protect control xilinx enable probing = "false"
`pragma protect control decryption = (xilinx activity==simulation)? "false" : "true"
`pragma protect end toolblock = ""
`pragma protect begin
// Secure Data Block
// Protected IP source code is inserted here.
. . .
. . .
. . .
`pragma protect end
```

Encrypting IP with Vivado

The Vivado Design Suite provides a Tcl command, encrypt, that performs encryption on IEEE-1735-2014 V2 valid Verilog, SystemVerilog, and VHDL source files.

See this link to the *Vivado Design Suite Tcl Command Reference Guide* (UG835) [Ref 3] for details.

The encrypt command can also be used on the Verilog or VHDL output from any stage of the Vivado tool flow.

The RTL source code can be encrypted, and then any files output by the write_verilog or write_vhdl commands later in the tool flow also have the protected IP automatically encrypted.

Syntax:

```
encrypt [-key <arg>] -lang <arg> [-quiet] [-verbose] [-ext <arg>] <files>...
```



The encrypt Tcl command is available from the Tcl Console in the Vivado IDE, or in the standalone Vivado Tcl shell. By default, this command encrypts the existing files in-place, which means that the original files are overwritten and replaced with the encrypted versions unless you use the -ext option.



IMPORTANT: Either use the -ext option to prevent encrypt from overwriting, or make copies of your source file prior to running the encrypt command.

The IEEE-1735-2014 V2 definition area can be placed either in-line in the HDL source file, or in a separate key file. The encrypt -key option directs the Vivado tool where to look for this information.

The -key option specifies an RSA key file that includes the IEEE-1735-2014 V2 supported pragmas that provide the encryption key, define access rights, and other optional information. The key file must use the same language and extension as the source files being encrypted (VHDL, Verilog, SystemVerilog).

TIP: If -key is specified and the source file already has the encryption key and required pragmas in the definition area, the -key argument will be ignored.

If -key is not specified, the Vivado tool looks for encryption keys and pragmas embedded within the source files that is being encrypted.

The following example uses the -key option to do the following:

- Point to an encryption key file.
- Specify the target language as Verilog.
- Specify the design file to encrypt.
- Specify a new file extension to use when generating the encrypted files to prevent overwriting the original source files.

encrypt -lang verilog -ext .vp -key keyfile.txt myip.v

The final example searches for the encryption key inside the design source file, specifies the target language as Verilog, specifies the design file to encrypt, and specifies a new file extension to use when generating the encrypted files to prevent overwriting the original source files:

```
encrypt -lang verilog -ext .vp my_ip.v
```

Xilinx IEEE-1735-2014 Public Key

Xilinx public keys (VHDL and Verilog) can be found inside the Vivado Design Suite installation hierarchy at the following location:

www.xilinx.com

```
<Install_Dir>/Vivado/<version>/data/pubkey/
```



Third-Party Public Keys

To encrypt IP such that it can be read by a IEEE-1735-2014 V2 compliant third-party tool, you must obtain the public encryption key directly from the third-party tool provider. The third-party key definition must be in the pre-defined format and must be placed within a separate begin_toolblock/end_toolblock pair. During encryption, the Vivado tools use both public keys.



IMPORTANT: Consult with third-party tool vendors to determine if they support V2 compliance level. Vendors who only support IEEE-1735-2014 version 1 are not compatible with V2 rights.

Encrypting a Checkpoint with Vivado

The write_checkpoint Tcl command in the Vivado IDE lets you optionally encrypt the exported design checkpoint using -encrypt option. This feature is useful to make sure that the exported checkpoint is fully protected with IEEE 1735-2014 standard recommendations even when some or all of the input design sources are not encrypted.

Note: This feature requires an IEEE-1735 V2 encryption license. See Answer Record# 68071 for details.

Design modules that the user has already encrypted are not affected by this command, and carry the same access rights defined for them. Modules which are not encrypted by user would be encrypted using IEEE-1735-2014 V2 standard. By default, only the Xilinx encryption key is used for encryption and following default access rights are added for the unencrypted modules:

• Common rights:

error_handling = "delegated"

• Xilinx tool rights:

```
xilinx_configuration_visible = "false"
xilinx_enable_modification = "false"
xilinx_enable_probing = "false"
xilinx_enable_netlist_export = "false"
```

If custom access rights are required, then the -key option can be used to supply a valid key file similar to the encrypt Tcl command.



IMPORTANT: Custom key file must have Xilinx encryption key for Vivado to read the checkpoint.

0

TIP: This feature supports checkpoints and EDIF files as input design sources as well as RTL sources.





Syntax

write_checkpoint [-key <arg>] -encrypt <file>

Note: The -encrypt option works only when writing out a full design checkpoint. Using the -cell option in conjunction with -encrypt option does not work.

Examples

In the following example, the checkpoint $my_ip.dcp$ is written out with all unencrypted modules encrypted and default access rights specified.

```
write_checkpoint -encrypt my_ip.dcp
```

This example writes out the same checkpoint my_ip.dcp, but with the encryption keys and access rights defined in the key file keyfile.txt.

write_checkpoint -key keyfile.txt -encrypt my_ip.dcp

Best Practices

- Keep encryption keys and pragmas in a key file and point to it using encrypt -key option.
- Use the encrypt -ext option to avoid inadvertently overwriting input files.
- Obtain public keys from tool vendors.

CAUTION! Beware cutting and pasting from PDF and Word documents as these operations often corrupt the key; corruption is usually not apparent until the file is subsequently decrypted resulting in syntax errors.

- Use the same key file for as much IP as possible, which allows greater optimization of the resulting netlist.
- Encrypt all the files of an IP in a single call to encrypt.
- Do not split a Verilog module between multiple encryption blocks and/or plain text sections.
- In VHDL, put the entire entity and architecture pair in a single encryption block.
- Verify that the encrypted code loads correctly into Vivado and a subsequent write_verilog re-encrypts all the secure design elements.
- Verify interoperability with third-party tools.





Known Limitations

- It is possible to browse the hierarchy of the secured netlist using Tcl commands in the Tcl Console.
- Encryption does not prevent connectivity tracing within Vivado. If net-names/structure is an important part of the IP, then use net-name obfuscation as a way to make name tracing harder.

Note: Xilinx does not provide an obfuscater.



Appendix A

Standard and Advanced File Groups

Introduction

This appendix lists the Standard and Advanced file group categories and descriptions.



IMPORTANT: NGC format files are not supported in the Vivado® Design Suite for UltraScaleTM devices. It is recommended that you regenerate the IP using the Vivado Design Suite IP customization tools with native output products. Alternatively, you can use the NGC2EDIF command to migrate the NGC file to EDIF format for importing; however, Xilinx recommends using native Vivado IP rather than XST-generated NGC format files.

Standard File Groups

The following table lists the **Standard** file group types and a description.

| | Standard File Groups | | |
|------------------|--|--|--|
| Examples | Files that make up an example. Typically contains a constraint (XDC), HDL, and/or XIT files. Vivado uses these files to seed a new Vivado example project and shows this to the end-user for their exploration. The files are available for both synthesis and simulation. | | |
| Product Guide | The production guide for an IP. | | |
| Readme | Any required readme.txt file. | | |
| Simulation | Simulation files to deliver. Use when you have a mix of VHDL and Verilog to simulate together. Typically, the sources are exclusive of "VHDL Simulation" and/or "Verilog Simulation." The files could be the same as the files in the corresponding synthesis file group (when the synthesis files can also be used for simulation) or could be different (when a behavioral simulation model files are to be used). | | |
| Synthesis | Synthesis files to deliver. Use when you have a mix of VHDL and Verilog to synthesize to together. Typically exclusive of "VHDL Synthesis" and "Verilog Synthesis." Adding a constraint (XDC) file here causes the constraint file to be applied to the top-level of the IP during implementation. | | |



| Standard File Groups | | |
|-----------------------|---|--|
| Verilog Simulation | Simulation files to deliver. Use when you have a Verilog only representation to simulate. You might see both this file group and "VHDL Simulation" to allow the ability to have a language-specific IP simulation. The files could be the same as the files in the corresponding synthesis file group (when the synthesis files can also be used for simulation) or might be completely different (when a behavioral simulation model files are to be used). | |
| Verilog Synthesis | Synthesis files to deliver. Use when you have a Verilog-only representation to synthesize. You might see both this file group and "VHDL Synthesis" to allow the ability to have a language specific implementation of the IP. Adding a constraint (XDC) file here applies the constraint file to the top-level of the IP during implementation. Note: Synthesis run files are not stored in the IP packager. | |
| VHDL Simulation | Simulation files to deliver. Use when you have a VHDL only representation to simulate. You might see both this file group and "Verilog Simulation" to allow the ability to have a language specific IP simulation. The files could be the same as the files in the corresponding synthesis file group (when the synthesis files can also be used for simulation) or might be completely different (when a behavioral simulation model files are to be used). | |
| VHDL Synthesis | Synthesis files to deliver. Use when you have a VHDL only representation to synthesize. You might see both this file group and "Verilog Synthesis" to allow the ability to have a language specific implementation of the IP. Adding a constraint (XDC) file here causes the constraint file to be applied to the top-level of the IP during implementation. | |

Table A-1: Standard File Group Types and Descriptions (Cont'd)

Advanced File Groups

The following table contains a listing and a description of each **Advanced** file group type.

| Table A-2: | Advanced File Group Types and Descriptions |
|------------|--|
|------------|--|

| Advanced File Groups | | | | |
|-----------------------|---|--|--|--|
| Catalog Disabled Icon | GUI icon to show in the IP catalog when the IP is disabled (for example, when the IP does not support the selected device family). Supported file types are GIF, JPEG, and PNG. | | | |
| Catalog Icon | GUI icon to show in the IP catalog. Supported file types are GIF, JPEG, and PNG. | | | |
| C Simulation | Use to deliver files for c-model simulation. These files are copied out without any further processing (excepting Tcl and XIT which is always evaluated). If you are delivering pre-compiled libraries, it is suggested to deliver these in machine specific directories following the Vivado convention (for example; Inx32, Inx64, win32, and win64). | | | |
| Custom UI Layout | Tcl file to control custom GUI layout and customization. Only a single file is allowed, additional files should be added to the Utility XIT file group. | | | |
| Data sheet | IP Data sheet. | | | |
| Encrypted Data sheet | Encrypted IP Data sheet. | | | |



| | Advanced File Groups |
|-----------------------------------|---|
| Example Implementation | Files to apply for implantation, post synthesis in an example design. Typically only XDC files should be added. |
| Examples Script | Script to create example project. Typically only Tcl files should be added. |
| Examples Script Extension | Script to extend our default example project script. Typically only Tcl files should be added. |
| Examples Simulation | Files that make up a simulation example design. Typically exclusive of the "Examples" and "Example Synthesis" file groups. |
| Getting Started Guide | Getting Started Guide. |
| Implementation | Files that make up an implementation design. Typically this file group contains only implementation (XDC) constraints. |
| MATLAB Simulation | MATLAB® software simulation file. |
| MIF Files | MIF file. |
| Miscellaneous | Vivado copies any files in the group to disk during generation. It is recommended that you use another, appropriate file group. |
| Reference Design | Files that make up a reference design. |
| Software Drivers | Any created software drivers. |
| SystemC Simulation | Use to deliver files for System-C Simulation. If you are delivering pre-compiled libraries, it is suggested to deliver these in machine-specific directories following the Vivado convention (such as Inx32, Inx64, win32, and win64). |
| System Generator Simulation | Any System Generator simulation. |
| System Verilog Simulation | Use to deliver files for SystemVerilog simulation. |
| Test Bench | One or more test bench files written in both VHDL and Verilog. Add all mixed language test bench files for delivery to the end-user, even if there are multiple top modules. |
| UI DRCs | User Interface Design Rule Checks. |
| UI Icon | GUI icon to use in IP Customization GUI. Supported file types are GIF, JPEG, and PNG. |
| UI Layout | Tcl file to control GUI layout and customization. Only a single file is allowed, additional files should be added to the Utility XIT file group. |
| Upgrade Tcl Functions | Xilinx scripts supporting upgrades from previous versions of IP. These allow the later version of an equivalent instance to the earlier version of IP. |
| Utility XIT/TTCL | Add any utility files used during TTCL, XIT, or XSpice generation. These can either be data files, include files or extra evaluation Tcl files. For XSpice, only a single Tcl file is allowed in its file group, therefore any add any additional supporting Tcl files here. |
| Verilog Instantiation Template | Verilog instantiation template. The tool will generate IP instantiation template when IP output products are generated. |
| Verilog Test Bench | Test bench files written in Verilog. |

Table A-2: Advanced File Group Types and Descriptions (Cont'd)



| Advanced File Groups | | | | |
|--------------------------------|--|--|--|--|
| Version Information | Version information. | | | |
| VHDL Instantiation Template | VHDL instantiation template. The tool will generate IP instantiation template when IP output products are generated. | | | |
| VHDL Test Bench | Test Bench files written in VHDL. | | | |

Table A-2: Advanced File Group Types and Descriptions (Cont'd)





Appendix B

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

Solution Centers

See the Xilinx Solution Centers for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

Documentation Navigator and Design Hubs

Xilinx Documentation Navigator provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open the Xilinx Documentation Navigator (DocNav):

- From the Vivado IDE, select **Help > Documentation and Tutorials**.
- On Windows, select Start > All Programs > Xilinx Design Tools > DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In the Xilinx Documentation Navigator, click the **Design Hubs View** tab.
- On the Xilinx website, see the Design Hubs page.

Note: For more information on Documentation Navigator, see the Documentation Navigator page on the Xilinx website.

www.xilinx.com



References

Xilinx Web Sites

- 1. Vivado IP Versioning
- 2. Vivado Answer Record: 68071

Vivado Design Suite Documentation

The following documents are either cited within this guide or are helpful resources:

- 3. Vivado Design Suite Tcl Command Reference Guide (UG835)
- 4. Vivado Design Suite Tutorial: Design Flows Overview (UG888)
- 5. Vivado Design Suite User Guide: Design Flows Overview (UG892)
- 6. Vivado Design Suite User Guide: Using the Vivado IDE (UG893)
- 7. Vivado Design Suite User Guide: Using Tcl Scripting (UG894)
- 8. Vivado Design Suite User Guide: System-Level Design Entry (UG895)
- 9. Vivado Design Suite User Guide: Designing with IP (UG896)
- 10. Vivado Design Suite User Guide: Logic Simulation (UG900)
- 11. Vivado Design Suite User Guide: Synthesis (UG901)
- 12. Vivado Design Suite User Guide: Using Constraints (UG903)
- 13. Vivado Design Suite User Guide: Implementation (UG904)
- 14. Vivado Design Suite User Guide: Hierarchical Design (UG905)
- 15. Vivado Design Suite User Guide: Programming and Debugging (UG908)
- 16. Vivado Design Suite Properties Reference Guide (UG912)
- 17. Vivado Design Suite Tutorial: Programming and Debugging (UG936)
- 18. Vivado Design Suite Tutorial: Logic Simulation (UG937)
- 19. Vivado Design Suite Tutorial: Designing with IP Tutorial (UG939)
- 20. UltraFast Design Methodology Guide for the Vivado Design Suite (UG949)
- 21. Vivado Design Suite User Guide: Release Notes, Installation, and Licensing (UG973)
- 22. UltraScale Architecture Libraries Guide (UG974)
- 23. Vivado Design Suite User Guide: Designing IP Subsystems Using IP Integrator (UG994)
- 24. Vivado AXI Reference Guide (UG1037)



- 25. Vivado Design Suite Tutorial: Creating and Packaging Custom IP (UG1119)
- 26. Vivado Design Suite Documentation

Xilinx IP Documentation

- 27. Integrated Bit Error Ratio Tester 7 Series GTX Transceivers LogiCORE IP Product Guide (PG132)
- 28. Integrated Bit Error Ratio Tester GTP Transceivers LogiCORE IP Product Guide (PG133)
- 29. Integrated Bit Error Ratio Tester GTH Transceivers LogiCORE IP Product Guide (PG152)
- 30. Virtual Input/Output LogiCORE IP Product Guide (PG159)
- 31. Integrated Logic Analyzer LogiCORE IP Product Guide (PG172)
- 32. AXI Verification IP LogiCORE IP Product Guide (PG267)
- 33. AXI4-Stream Verification IP LogiCORE IP Product Guide (PG277)
- 34. Zynq-7000 SoC Verification IP (DS940)
- 35. Zynq UltraScale+ MPSoC Verification IP (DS941)
- 36. Vitis Application Acceleration User Guide (UG1393)

Third-Party Documentation

- 37. Recommended Practice for Encryption and Management of Electronic Design Intellectual Property (IP) (IEEE-1735-2014)
- 38. IP-XACT Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows (IEEE Std 1685)

Xilinx QuickTake Videos

- Vivado Design Suite QuickTake Video: Creating an AXI Peripheral in Vivado
- Vivado Design Suite QuickTake Video: Packaging Custom IP for using in IP Integrator
- Vivado Design Suite QuickTake Video: Using Vivado Design Suite with Revision Control
- Vivado Design Suite QuickTake Video: How to Use AXI Verification IP to Verify/Debug Using Simulation
- Vivado Design Suite QuickTake Video: Using IP Encryption Tool in Vivado Design Suite
- Vivado Design Suite QuickTake Video Tutorials



Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third-party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2012-2021, Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.