

# Vivado Design Suite User Guide

# Designing IP Subsystems Using IP Integrator

UG994 (v2020.2) January 4, 2021





# **Revision History**

The following table shows the revision history for this document.

Section	Revision Summary	
01/04/2021 Version 2020.2		
General	Updated for version 2020.2.	
06/03/2020 Version 2020.1		
General	Updated for version 2020.1.	
Working with Presets to Control Block Design Views	Added Addressing view.	
Chapter 3: Addressing for Block Designs	Updated with new Address Editor feature, and renamed chapter.	
Using Bus Interfaces	Added a link to UG1118 for more information about creating new interface definitions.	
Limitations of Selectively Upgrading IP in Block Designs	Added two IP to the list of IP that must be upgraded when migrating from an older release of Vivado.	



## **Table of Contents**

Revision History	2
Chapter 1: Getting Started with Vivado IP Integrator	<b>^</b> 6
Chapter 2: Creating a Block Design	7
Creating a Project	7
Creating a Block Design	9
Designing with IP Integrator	12
Working with Presets to Control Block Design Views	55
Hierarchical IP in IP Integrator	
InterConnect vs. SmartConnect	
Glue Logic IP in IP Integrator	
About On-Disk Objects and In-Memory Objects	73
Running Design Rule Checks	
Finding Objects in a Block Design	77
Chapter 3: Addressing for Block Designs	81
Addressing Overview	
Addressing Structure	81
Concepts	82
Using the Address Editor	83
Address Map	94
Block Diagram Addressing View	98
Common Addressing-Related Critical Warnings and Errors	98
Chapter 4: Working with Block Designs	100
Generating Output Products	
Integrating the Block Design into a Top-Level Design	108
Adding Existing Block Designs	
Adding and Associating an ELF File to an Embedded Design	115
Saving a Block Design with a New Name	120
Comparing Two Block Designs	125
Packaging a Block Design	131



Chapter 5: Collaborative Design in IP Integrator	132
Modular Design with Block Design Containers	132
Creating Block Design Containers	133
Working with Block Design Containers	135
Design Re-Use with Block Design Containers	
Revision Control for Block Designs	
Chapter 6: Cross Probing Timing Paths	142
Chapter 7: Propagating Parameters in IP Integrator	144
Using Bus Interfaces	
Parameter Propagation	
Parameters in the Customization GUI	150
Chapter 8: Debugging IP Integrator Designs	153
Using the HDL Instantiation Flow in IP Integrator	154
Using the Netlist Insertion Flow	175
Removing Debug Logic after Debug	184
Parameter Mismatch Example	186
Chapter 9: Using Tcl Scripts to Create Projects and Block Design	gns 187
Exporting a Block Design to a Tcl Script in the IDE	187
Saving Vivado Project Information in a Tcl File	191
Chapter 10: Using IP Integrator in Non-Project Mode	194
Creating a Flow in Non-Project Mode	194
Chapter 11: Updating Designs for a New Release	198
Upgrading a Block Design in Project Mode	198
Upgrading a Block Design in Non-Project Mode	202
Selectively Upgrading IP in Block Designs	203
Chapter 12: Using the Platform Board Flow in IP Integrator	212
Selecting a Target Board	213
Downloading Third-Party Board Files from GitHub Using the GUI	215
Creating a Block Design to Use the Board Flow	217
Completing Connections in the Block Design	223
Archiving a Project When Board Flow is Used	225



Chapter 13: Using Third-Party Synthesis Tools in IP Integrator	226
Setting the Block Design as Out-of-Context Module	226
Creating an HDL or EDIF Netlist in Synplify	228
Creating a Post-Synthesis Project in Vivado	228
Adding Top-Level Constraints	230
Adding an ELF File	231
Implementing the Design	232
Chapter 14: Referencing RTL Modules	235
Referencing a Module	235
XCI Inferencing	241
IP and Reference Module Differences	243
Inferring Generics/Parameters in an RTL Module	245
Inferring Control Signals in a RTL Module	246
Inferring AXI Interfaces	251
Prioritizing Interfaces for Automatic Inference	254
HDL Parameters for Interface Inference	256
Editing the RTL Module After Instantiation	262
Module Reference in a Non-Project Flow	264
Reusing a Block Design Containing a Module Reference	265
Handling Constraints in RTL Modules	265
Limitations of the Module Reference Feature	266
Chapter 15: Creating Vitis Platforms Using Vivado/IP Integrat	
Creating the Platform Project in Vivado	
Setting Up Platform (PFM) Interfaces and Properties	269
Working with Platform Setup Window	
Interface Type Settings	
Exporting Platforms to Vitis	272
Appendix A: Additional Resources and Legal Notices	274
Xilinx Resources	274
Solution Centers	274
Documentation Navigator and Design Hubs	
References	275
Training Resources	276
Please Read: Important Legal Notices	276





# Getting Started with Vivado IP Integrator

As FPGAs become larger and more complex, and as design schedules become shorter, use of third-party IP and design reuse is becoming mandatory. Xilinx<sup>®</sup> recognizes the challenges designers face, and to aid designers with design and reuse issues, has created a powerful feature within the Vivado<sup>®</sup> Design Suite called the Vivado IP integrator.

The Vivado IP integrator lets you create complex system designs by instantiating and interconnecting IP from the Vivado IP catalog on a design canvas. You can create designs interactively through the IP integrator canvas GUI or programmatically through a Tcl programming interface. Designs are typically constructed at the interface level (for enhanced productivity) but may also be manipulated at the port level (for precision design manipulation).

An interface is a grouping of signals that share a common function. An AXI4-Lite master, for example, contains a large number of individual signals plus multiple buses, which are all required to make a connection. If each signal or bus is visible individually on an IP symbol, the symbol is visually very complex. By grouping these signals and buses into an interface, the following advantages can be realized:

- A single connection in IP integrator (or Tcl command) creates a master to slave connection.
- The graphical representation of this connection is a simple, single connection.
- Design Rule Checks (DRCs) that are aware of the specific interface can be run to assure that all the required signals are connected properly.

A key strength of IP integrator is that it provides a Tcl command language extension mechanism for its automation services so that system design tasks, such as parameter propagation, can be optimized per-IP or application domain.

Additionally, IP integrator implements dynamic, run-time DRCs to ensure that connections between the IP in an IP integrator design are compatible and that the IP themselves are properly configured.





# Creating a Block Design

This chapter describes the basic features and functionality of Vivado® IP integrator.

## **Creating a Project**

You can create entire designs using IP integrator; however, the typical design consists of HDL, IP, and IP integrator block designs (BDs). This section is an introduction to creating a new IP integrator-based design.

To create a project, click **Create Project** in the Vivado<sup>®</sup> IDE graphical user interface (GUI), as shown in the following figure.





Figure 1: Create Project

The Vivado Design Suite supports many different types of design projects. See this link in the Vivado Design Suite User Guide: System-Level Design Entry (UG895) for more information.



To add or create a BD in a project, create an RTL project, or select **Example Project**. You can add HDL design files, user constraints, and other types of design source files to the project using the New Project wizard.

Figure 2: New Project Wizard



After adding design sources, existing IP, and design constraints, you can also select the default Xilinx® device or platform board to target for the project, as shown in the following figure. For more information, see Chapter 12: Using the Platform Board Flow in IP Integrator.



**IMPORTANT!** The Vivado<sup>®</sup> tools support multiple versions of Xilinx target boards, so carefully select your target hardware.

**Note:** Click the blue command links to see more information about the Tcl commands in the Vivado Design Suite Tcl Command Reference Guide (UG835).

You can use the Tcl equivalent commands for creating a project, which are a combination of the create\_project and set\_property commands:

```
create_project project_name>   project_path> -part <part>    set_property BOARD_PART <board_part> [current_project]    set_property TARGET_LANGUAGE <vhdl/verilog> [current_project]
```



**Note:** When displaying the Tcl commands in this document, the <> characters are used to designate variables that are specific to your design. Do not include the <> symbols in the command string.

See the Vivado Design Suite Tcl Command Reference Guide (UG835) for information on specific Tcl commands.




Figure 3: New Project Wizard: Default Part Page


## **Creating a Block Design**

You can create a block design (BD) inside the current project directory, or outside of the project directory structure. A common use case for creating the BD outside of a project is to use the BD in non-project mode, or to use it in multiple projects, or to use it in a team-based design flow.


To create a new BD:

1. In the Flow Navigator, click **Create Block Design** under the IP INTEGRATOR section, as shown in the following figure.





The Create Block Design dialog box opens, as shown in the following figure.



2. Specify the Design name, Directory, and Specify source set for the design.

The default value for the Directory field is <Local to Project>. To override the default value, click **Directory** and select **Choose Location**.

3. Click OK.


The equivalent Tcl command to create a BD is create\_bd\_design. The syntax of the command is as follows:

create\_bd\_design <your\_design\_name>




**IMPORTANT!** Limit block design names to 25 characters or fewer to avoid any problems with the path length limitation of the Windows OS. When the specified name exceeds 25 characters, the Vivado tool issues a warning, as shown in the following figure.





The Create Block Design creates an empty BD on disk, which is not automatically removed if the BD is closed without saving.

- 4. If you want to remove a newly-created Block Design, then manually delete the empty BD from the Sources window of the Vivado IDE by doing one of the following:
  - Right-click the block design, and select Remove File from Project.



Use the remove\_files Tcl command, shown as follows:



**Note:** Starting in Vivado Design Suite version 2018.3, the block design file format has changed from XML to JSON. When you open a block design that uses the older XML schema in Vivado 2018.3 or later, click **Save** to convert the format from XML to JSON. The following INFO message notifies you of the schema change.

INFO: [BD 41-2124] The block design file  ${\sf block\_design.bd}{\sf has}$  changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.



**IMPORTANT!** The format conversion from XML to JSON occurs only during a Save operation.

### **Designing with IP Integrator**

After you create a block design, the Vivado IP integrator provides a design canvas that you can use to construct your design. This canvas can be re-sized in the Vivado IDE. You can double-click the design canvas tab at the upper-left corner of the diagram to increase the size of the diagram.

When you double-click the tab again, the view returns to the default layout. You can move the design canvas to a separate monitor by clicking the Float button in the upper-right corner of the diagram, and moving the window as needed.

The following sections describe the procedures required to create a block design in the design canvas.


#### Adding IP Modules to the Design Canvas

You can add IP modules to a diagram in the following ways:

1. Right-click in the diagram, and select Add IP.

A searchable IP catalog opens, as shown in the following figure.








**TIP:** To enable the IP Details window of the IP catalog, press **Ctrl+Q** in the IP catalog window.

- Type in a few letters of the IP name in the Search filter at the top of the catalog.IP modules matching the search string display.
- 3. Select the IP to add by doing one of the following:
  - To add a single IP, you can either click the IP name, and press Enter on your keyboard, or double-click the IP name.
  - To add multiple IP to the BD, you can highlight the additional desired IP (Ctrl+ click), and press Enter.

You can also add IP to the BD by opening the IP catalog from the Project Manager menu in the Flow Navigator. Use the Search field to find specific IP in the IP catalog window as well.



4. Double-click on a listed IP to add it to the open BD.



5. Float the IP catalog by clicking the **Float** button at the upper-right corner of the catalog window. Then drag and drop the IP of your choice from the IP catalog in the BD canvas.



**TIP:** Different fields associated with an IP such as Name, Version, Status, License, and Vendor (VLNV) identification can be enabled by right-clicking in the displayed Header column of the IP catalog and enabling and disabling the appropriate fields.

Multiple IP can be added to the BD canvas at once by selecting multiple IP in the IP catalog and using one of the methods described above.

### Adding RTL Modules to the Block Design

Using the *Module Reference* feature of the Vivado IP integrator you can quickly add a module or entity defined in an HDL source file directly into your BD. To add an RTL module, the source file must already be loaded into the project, as described at this link in the *Vivado Design Suite User Guide: System-Level Design Entry* (UG895).

From within the BD select the **Add Module** command from the right-click or context menu of the design canvas. The Add Module dialog box displays a list of all valid modules defined in the RTL source files that you have previously added to the project.

Select one from the list to instantiate it into the BD. The Vivado tools add the module to the BD, and you can make connections to it just as you would with any other IP in the design. The added RTL module displays in the BD with special markings that identify it as an RTL referenced module, as shown in the following figure. This is also referred to as *RTL on Canvas*. See Chapter 14: Referencing RTL Modules, for more information on this feature.

my\_dff8\_inst\_0 d\_in1 d\_out1 d in2 d out2 d\_out3 d\_in4 d\_out4 d in5 d out5 d\_out6 d in6 d\_in7 d\_out7 d\_in8 d\_out8 reset in

my\_dff8\_inst\_v1\_0

Figure 4: Modules Referenced from an RTL Source File

### **Making Connections**


When you create a design in IP integrator, you add blocks to the diagram, configure the blocks as needed, make interface-level or simple-net connections, and add interface or simple ports.



Making connections in IP integrator is designed to be simple. As you move the cursor near an interface or pin connector on an IP block, the cursor changes into a pencil. You can then click an interface or pin connector in an IP block, hold down the left-mouse button, and then draw the connection to the destination block.


A signal or bus-level connection is shown as a narrow connection line on a symbol. Buses are treated identically to individual signals for connection purposes. An interface-level connection is indicated by a more prominent connection box on a symbol, as shown on the SLMB interface pin in the following figure.

Figure 5: Pins on a Symbol



When you are making connections, a green check mark appears next to any compatible destination connections, highlighting the potential connections for the signal or interface.

Figure 6: Signal or Bus Connection on a Symbol



When signals are grouped as an interface, you can quickly connect all of the signals and buses of the interface with other compatible interface pins. The compatible interfaces are also identified by a green check mark. Xilinx® provides many interface definitions, including standardized AXI protocols and other industry standard signaling; however, some legacy or custom implementations have unique IP signaling protocols. You can define your own interface and capture the expected set of signals, and ensure that those signals exist between IP. For more information, see this link in *Vivado Design Suite User Guide: Creating and Packaging Custom IP* (UG1118).

#### **Connecting Interface Signals**

To connect to the individual signals or buses that are part of an interface pin, you can expand the interface pin to display those individual signals. Clicking the + symbol on the interface expands the interface to display its contents.





In the following figure, you can see that the interface pin M\_AXI\_DP on the microblaze\_0 instance is connected to the SOO\_AXI interface pin on the microblaze\_O\_axi\_periph instance. In addition, two individual signals of the interface (AWVALID and BREADY) are connected to a third instance, util\_vector\_logic\_O, to AND the signals.

When individual signals of an interface are separately connected from the rest of the interface, the signals must include all of the pins needed to complete the connection. In the example shown in the following figure, both the master and slave AXI interface pins are expanded to enable connection to the individual AWVALID and BREADY signals, as well as connecting to the pins of the Utility Vector Logic cell.



**IMPORTANT!** Individually connected interface signals are no longer connected as part of the interface in the BD. The individual signal is essentially removed from the interface. The entire signal must be manually connected.




Figure 7: Expanding the Interface to Make a Connection



When connections to an interface pin are overridden by connection to individual signals or bus pins of the interface, the Vivado tool issues a warning similar to the following:

```
WARNING: [BD 41-1306] The connection to interface pin /microblaze_0/M_AXI_DP_AWVALID is being overridden by the user. This pin will not be connected as a part of interface connection M_AXI_DP.
```

This warning should be expected because the connection is no longer be included as a part of the interface, and you must manually complete the connection.

After making connections to signals or buses inside of an interface pin, you can collapse the interface to shrink the block and hide the details of the pin. Clicking on the - symbol on an expanded interface pin collapses it to hide its contents.

As seen in the following figure, the separately connected signals or buses of the interface continue to be shown as needed to properly display the connections of the BD.




Figure 8: Collapsing the Interface

#### **External Connections**

You can connect signals and interfaces to external I/O ports as follows:

- Making Ports External
- Creating Ports
- Creating Interface Ports


The following sections describe these options.



#### **Making Ports External**

- 1. To connect signals or interfaces to external ports on a diagram, first select a pin, bus, or interface connection, as shown in the following figure.
- 2. Right-click and select Make External.

You can also select **Ctrl + Click** to select multiple pins and invoke the Make External command for all pins at one time.




This command ties a pin on an IP to an I/O port on the BD. IP Integrator connects the port on the IP to an external I/O.

#### **Creating Ports**


1. To use the Create Port option, right-click and select **Create Port**, as shown in the following figure.

This feature is used for connecting individual signals, such as a clock, reset, and  $uart_txd$ . The Create Port option gives you more control in specifying the input and output, the bit-width and the type (for example clk, reset, interrupt, data, and clock enable).





The Create Port dialog box opens, as shown in the following figure.





2. Specify the Port name, the Direction, such as Input, Output or Bidirectional, and the Type (for example Clock, Reset, Interrupt, Data, ClockEnable, or Custom type). For clock ports you must specify a Frequency value in MHz. If you are using the Tcl flow to create the clock port, you must use the -freq\_hz argument to specify a frequency value. If you do not provide a -freq\_hz value, the following warning message appears.


```
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin /my_clock1
```

You can also create a bit-vector by checking the Create Vector field and then selecting the appropriate bit-width. You can also specify the Interrupt type and Sensitivity for interrupt pins. Likewise, you can specify the Polarity of the reset ports. Finally, use the Connect to <pin\_name> selected pin check box to connect to an existing pin of a cell in the block design.

#### **Creating Interface Ports**

To use the create interface port option:


1. Right-click and select **Create Interface Port**, as shown in the following figure.



This command creates ports on the interface pins which are groupings of signals that share a common function. The Create Interface Port command gives more control in terms of specifying the interface type and the mode (master/slave).


2. In the Create Interface Port dialog box, shown in the following figure, specify the interface name, the Vendor, Library, Name, and Version (VLNV) field, and the mode field such as MASTER or SLAVE.






3. Double-click external ports to see their properties, and modify them.

In the following figure, the port shown is a clock input source, so you can specify different properties, such as frequency, phase, clock domain, any bus interface, the associated clock enable, associated reset and associated asynchronous reset (frequency).



4. On an AXI interface, double-click the port to open the port configuration dialog box.





#### **Handling Interrupts**

Interrupt handling depends upon the selected processor.

- For a MicroBlaze™ processor, the AXI Interrupt Controller IP must be used to manage interrupts.
- For a Zynq®-7000 SoC processor or the Zynq MPSoC, the Generic Interrupt Controller block within the Zynq processor handles the interrupt.

Regardless of the processor used in the design, a Concat IP consolidates and drives the interrupt pins. See the previous Concat section for the brief description provided in this guide.



Figure 9: Concat IP Driving Interrupt Input to AXI Interrupt Controller

The inputs of the Concat IP are driven by different interrupt sources. Accordingly, you must configure the Concat IP to support the appropriate number of input ports. Set the Number of Ports field to the number of interrupt sources in the design, as shown in the following figure.




Figure 10: Concat Re-Customize IP Dialog Box





**TIP:** The width of the output (dout) is set automatically during parameter propagation.

You can configure several of the parameters for the AXI Interrupt Controller. The following figure shows the parameters available from the Basic tab of the AXI Interrupt Controller, of which several are configurable.

× Re-customize IP AXI Interrupt Controller (4.1) 1 Documentation | IP Location Show disabled ports Component Name axi\_intc\_0 Advanced Clocks Basic Interrupt Usage Number of Peripheral Interrupts (Auto) 1 **Fast Interrupt Mode**  Enable Fast Interrupt Logic 0x00000010 Interrupt Vector Address Register reset value (Auto) s\_axi\_a clk Peripheral Interrupts Type interrupt + s\_axi\_aresetn Auto Interrupts type - Edge or Level intr[0:0] 0xFFFFFFF Auto Level type - High or Low 0xFFFFFFF 0xFFFFFFF Auto Edge type - Rising or Falling **Processor Interrupt Type and Connection** 

Figure 11: AXI Interrupt Controller Basic Tab Parameters

• The Number of Peripheral Interrupts is set automatically during parameter propagation and cannot be set by a user. The value is determined by the number of interrupt sources that are driving the inputs of the Concat IP.

Interrupt Output Connection Bus

Level Interrupt

Active High

The Fast Interrupt Mode can be set by the user if low latency interrupt is desired.

Interrupt type
Level type

- The Peripheral Interrupts Type is set to Auto, which can be overridden by the user by toggling the Auto setting to Manual. In manual mode, you can specify the custom values in these fields.
- The Processor Interrupt Type field offers two choices:
  - Interrupt Type

OK

Cancel



Level Type or Edge Type, depending on the Interrupt Type setting.

If the Interrupt Type is Edge Interrupt, the other choice is Edge Type. If the Interrupt Type is Level Interrupt, the other choice is Level Type.

You can select if the interrupt source is either Edge-triggered or Level-triggered. Accordingly, you can then also select whether the interrupt is rising or falling edge and, in case of a Level triggered interrupt, the interrupt is active-High or active-Low.

In IP integrator, this value is normally automatically determined from the connected interrupt signals, but can be set manually.

The following figure shows parameters on the Advanced tab of the AXI Interrupt Controller. See the AXI Interrupt Controller (INTC) LogiCORE IP Product Guide (PG099) for details of these parameters.




Figure 12: Interrupt Controller Advanced Tab



One option of note is the Asynchronous Clocks option. The AXI Interrupt Controller determines whether the interrupt sources in a design are from the same clock domain or different clock domains.

In the case of interrupts being driven from different clock domains, the Vivado IDE uses the Enable Asynchronous Clock operation automatically. In this case, cascading synchronizing registers are added to the interrupt sources.



**TIP:** You can also override the automatic behavior by toggling the Auto button to Manual and setting this option manually.

The Clocks tab lets you specify the Clock Frequencies so constraints can be generated for the Out-of-context (OOC) synthesis flow.




Figure 13: Interrupt Controller Clocks Tab

#### Using the Designer Assistance Feature


IP integrator offers a feature called Designer Assistance, which includes *Block Automation* and *Connection Automation*, to assist you in putting together a basic IP sub-system by making internal connections between different blocks and making connections to external interfaces. The Block Automation Feature is provided when an embedded processor such as the Zynq-7000 Processor System 7 (ZYNQPS7), a Zynq MPSoC (Zynq\_ultra\_ps\_e\_0), a MicroBlaze processor, or some other hierarchical IP such as an Ethernet is instantiated in the IP integrator BD.



#### **Using Block Automation**


Designer assistance can help you put together a simple MicroBlaze system. To use this feature:

1. Click the **Run Block Automation** link in the banner of the design canvas, as shown in the following figure.




The Run Block Automation dialog box opens, as shown in the following figure.

2. Provide input about basic features that the microprocessor system needs.



After you specify the necessary options, the Block Automation feature automatically creates a basic system, as shown in the following figure.





For example, the MicroBlaze System shown in the following figure consists of the following:

- A MicroBlaze Debug Module
- A hierarchical block called the microblaze\_1\_local\_memory that has the Local Memory Bus, the Local Memory Bus Controller and the Block Memory Generator
- A Clocking Wizard
- An AXI Interconnect
- An AXI Interrupt Controller

#### **Using Connection Automation**

Because the design is not connected to any external I/O at this point, IP integrator offers the Connection Automation feature as shown in the light green banner of the design canvas in the preceding figure. When you click Run Connection Automation, IP integrator provides assistance in connecting interfaces and/or ports to external I/O ports.

The Run Connection Automation dialog box, shown in the following figure, lists the ports and interfaces that the Connection Automation feature supports, along with a brief description of the available automation, and available options for each automation.



× Run Connection Automation Automatically make connections in your design by checking the boxes of the interfaces to connect. Select an interface on the left to display its configuration options on the right Q 🚆 🛊 Description ✓ ✓ All Automation (3 out of 3 selected) Connect Board Part Interface to IP interface. √ 

√ 

F clk\_wiz\_1 Interface: /clk\_wiz\_1/CLK\_IN1\_D ✓ ⊕ CLK\_IN1\_D Options √ 🗸 👎 rst\_clk\_wiz\_1\_100M Select Board Part Interface: sys\_diff\_clock ( System differential clock ) (?) Cancel

Figure 14: Ports and Interfaces That Can Use Connection Automation

For Xilinx Target Reference Platforms or evaluation boards, IP integrator has knowledge of the FPGA pins that are used on the target boards; this is called *Board Awareness*. Based on that information, the IP integrator connection automation feature can assist you in tying the ports in the design to external ports on the board. IP integrator then creates the appropriate physical constraints and other I/O constraints required for the I/O port in question.


In the MicroBlaze system design shown above, the following connections need to be made:

- Processor System Reset IP needs to be connected to an external reset port.
- Clocking Wizard needs to be connected to an external clock source as well as an external reset.

By selecting the appropriate options, as shown in the following figure, you can tie the clock and the reset ports to the appropriate sources on the target board.




Figure 15: Run Connection Automation Dialog Box to Select Board Interfaces



You can select the reset pin that already exists on the KC705 target board in this case, or you can specify a custom reset pin for your design. After the reset is specified, the reset pin is tied to the  $ext_reset_in$  pin of the  $Proc_Sys_Rst$  IP and the clock is connected to the on-board 200 MHz clock source called  $sys_diff_clock$ .

Figure 16: Connecting the Reset Pin to the Board Reset Pin




The Designer Assistance feature is constantly monitoring your design development in IP integrator.



For example, assume that you instantiate the  $AXI\_GPIO$  IP into the design. The Run Connection Automation link reappears in the banner on top of the design canvas. You can then click Run Connection Automation and the  $S\_AXI$  port of the newly added AXI GPIO can be connected to the MicroBlaze processor using the AXI Interconnect.

Likewise, the GPIO interface can be tied to one of the several interfaces present on the target board. (See the following figure.)

Figure 17: Using Connection Automation to Show Potential Connections



The connection options are as follows:

- The GPIO interface port can be connected to either the Dip Switches that are 4-bits, or to the LCD that are 7-bit or 8-bit, or the 5-bits of Push Buttons.
- The Rotary Switch on the board can be connected to a Custom interface.

Selecting any one of the choices connects the GPIO port to the existing connections on the board.

Selecting the  $S_AXI$  interface for automation, as shown in the following figure, informs you that the slave AXI port of the GPIO can be connected to the MicroBlaze master. If there are multiple masters in the design, then you have a choice to select between different masters. You can also specify the clock connection for the slave interface such as  $S_AXI$  interface of the GPIO.



Run Connection Automation × Automatically make connections in your design by checking the boxes of the interfaces to connect. Select an interface on the left to display its configuration options on the right Q ¥ ♦ Description ✓ ✓ All Automation (2 out of 2 selected) Connect Slave interface (/axi\_gpio\_0/S\_AXI) to a selected Master address space ✓ ⊕ GPIO Options ✓ W S\_AXI Master: /microblaze 0 (Periph) Interconnect IP: New AXI Interconnect Crossbar clock source of Interconnect IP: Clock source for Master interface: /clk\_wiz\_1/clk\_out1 (100 MHz) Clock source for Slave interface: /sys\_diff\_clock\_clk\_n (100 MHz) /sys diff clock clk p (100 MHz) (?) New Clocking Wizard (100 MHz) Cancel New External Port (100 MHz)

Figure 18: Connecting the Slave Interface S\_AXI to the MicroBlaze Master

When you click the OK in the Run Connection Automation dialog box, the connections are made and highlighted as shown in the following figure.




Figure 19: Master/Slave Connections

#### **Using Enhanced Designer Assistance**

Enhanced Designer Assistance is available for advanced users who want to connect an AXI4-Stream interface to a memory-mapped interface. In this case IP integrator instantiates the necessary sub-components and makes appropriate connections between them to implement this functionality. See this link in the *Vivado Design Suite User Guide*: *Embedded Processor Hardware Design* (UG898) for more information on this feature.



#### Using the Signals View to Make Connections

After a BD is open, the Signals window displays, as shown in the following figure, with two tabs listing the Clocks and Resets present in the design.

Selecting the appropriate tab displays the clock or reset signals in the design, and provides an easy way to make connections to the signals.

Clocks are listed in the Clocks view based on the clock domain name. In the following figure, the clock domain is  $design_1=clk_wiz_1=0_clk_out1$  and the output clock is called  $clk_out1$  with a frequency of 100 MHz, and is driving several clock inputs of different IP.

When you select a clock from the Unconnected Clocks folder, IP integrator highlights the respective clock port in the BD. Right-clicking the selected clock presents you with several options.




Figure 20: Signals Window

In the MicroBlaze design case shown above, the Designer Assistance is in the form of the Run Connection Automation command that you can use to connect the  $CLK_IN1_D$  input interface of the Clocking Wizard to the clock pins on the board.

You can also select the **Make Connection** command, and connect the input to an existing clock source in the design. Finally, you can tie the pin to an external port by selecting the **Make External** command.

Other options for switching the context to the diagram and running design validation are also available.






Figure 21: Making Connection Using the Signals Window

When you select Make Connection, a dialog box opens, if a valid connection can be made.





Figure 22: Make Connection Dialog Box

Selecting the appropriate clock source makes the connection between the clock source and the port or pin.



If there are unconnected clock pins on one or more cells in the BD, they list in the Unconnected Clocks folder of the Signals window. You can select an unconnected clock pin and drag and drop it to a desired clock domain.

Figure 23: Drag and Drop an Unconnected Clock into an Existing Clock



Connections can similarly be made from the Resets tab. Using the Clocks and Resets views of the Signals window provides you with a visual way to manage and connect clocks and resets in the design.

#### **Using Make Connections to Connect Ports and Pins**

Connections to unconnected ports or pins can be made by selecting a port or pin and then selecting Make Connection from the right-click menu, as shown in the following figure.







Figure 24: Make Connection Command

If a valid connection to the selected pin exists, the Make Connection dialog box opens to show all the possible sources to which that the net can be connected. From this dialog box you can select the appropriate source to drive the port or pin.

#### Making Connections with Start Connection Mode

You can quickly make connections by clicking on a pin of an IP or module and, when the pencil icon is displayed, dragging the cursor to another pin and releasing the mouse as shown in the following figure.

Figure 25: Starting Connection Mode to Make Connections





After the connection is made to the  $s_{axi_aclk}$  pin of the AXI BRAM Controller, the Start Connection mode will offer to connect the signal to the  $s_{axi_aclk}$  pin of AXI IIC, or any other adjacent compatible pins. In this way connections from a source pin can quickly be made to multiple different load pins.

#### Interfacing with AXI IP Outside of the Block Design

There are situations when the AXI master is outside of the BD and connecting to AXI slaves inside the design. These external masters are typically connected to the BD using an AXI Interconnect. After the ports on the AXI interconnect are connected to an external port, by the Create Interface Port or Make External commands, the address editor is available in the IP integrator and memory mapping can be done as described in Chapter 3: Addressing for Block Designs.

As an example, consider the BD shown in the following figure.

axi\_bram\_ctrl\_0 axi interconnect 0 axi\_bram\_ctrl\_0\_bram + S AXI BRAM PORTA -+ BRAM PORTA S00 AXI + S00 AXI s axi aclk BRAM PORTB + BRAM PORTB ACLK ACLK s\_axi\_aresetn ARESETN \_ ARESETN Block Memory Generato AXI BRAM Controller S00 ACLK S00 ARESETN axi iic 0 M00 AXI + M00 ACLK M01\_AXI + + S AXI IIC + iic main M00\_ARESETN M02 AXI + s axi aclk iic2intc irpt M01 ACLK M03\_AXI + s axi aresetn gpo[0:0] M01\_ARESETN AXI IIC M02 ACLK M02\_ARESETN axi uartlite 0 M03 ACLK M03 ARESETN + S AXI UART rs232\_uart s\_axi\_aclk interrupt AXI Interconnect s axi aresetn AXI Uartlite axi\_quad\_spi\_0 + AXI LITE SPI 0 4 spi flash ext\_spi\_clk ext\_spi\_clk STARTUP IO + s axi aclk ip2intc\_irpt s\_axi\_aresetn

Figure 26: Example Design with External AXI Master Interfacing with Block Design

When the SOO\_AXI interface of the Interconnect is made external, the Address Editor window becomes available, and memory mapping all the slaves in the BD can be done in the normal manner.

AXI Quad SPI

### **Re-Arranging the Design Canvas**

You can re-arrange IP blocks on the canvas to get a better layout of the BD, and connections between blocks. To arrange a completed diagram or a diagram in progress, you can click the Regenerate Layout button.





You can also move blocks manually by clicking a block, holding the left-mouse button down, and moving the block with the mouse, or with the arrow keys.

The diagram only allows specific column locations, indicated by the dark gray vertical bars that appear when moving a block. A grid appears on the diagram when moving blocks, which assists you in making better block and pin alignments.

It is also possible to manually place the blocks where desired, and then click Optimize Routing This command preserves the placement of the blocks, unlike the Regenerate Layout command, and only modifies the routing to the placed blocks.

#### **Creating Hierarchies**

You can create a hierarchical block in a diagram by using Ctrl+Click to select the desired IP blocks, right-click and select **Create Hierarchy**, as shown in the following figure. The IP integrator creates a new level of hierarchy containing the selected blocks.




Figure 27: Create Hierarchy

Creating multiple levels of hierarchy is supported. You can also create an empty level of hierarchy, and later drag existing IP blocks into that empty hierarchical block.



When you click the + sign in the upper-left corner of an expandable block you can expand the hierarchy. You can traverse levels of hierarchy in a diagram using the Explorer type path information displayed in the upper-left corner of the IP integrator diagram.

Clicking Create Hierarchy opens the Create Hierarchy dialog box, as shown in the following figure, where you can specify the name of the new hierarchy.




Figure 28: Create Hierarchy Dialog Box

This action groups the selected IP blocks under one block, as shown in the following figure.

- Click the + sign of the hierarchy to view the components underneath.
- Click the sign on the expanded hierarchy to collapse it back to the grouped form.

axi\_bram\_ctrl\_0

s\_axi\_aclk
s\_axi\_aclk
s\_axi\_aresetn

axi\_bram\_ctrl\_0\_bram

+ S\_AXI
s\_axi\_aclk
s\_axi\_aclk
BRAM\_PORTA + BRAM\_PORTA
+ BRAM\_PORTB
Block Memory Generator

Figure 29: Cells Under Hierarchical Block


#### Adding Pins and Interfaces to Hierarchies

As mentioned above, you can create an empty hierarchy and you can define the pin interface on that hierarchy before moving blocks of IP under the hierarchy.

Right-click the IP integrator canvas, with no IP blocks selected, and select **Create Hierarchy**. In the Create Hierarchy dialog box, you specify the name of the hierarchy. After the empty hierarchy is created, the BD should look like the following figure.



Figure 30: Empty Hierarchy



You can add pins to this hierarchy by typing the create\_bd\_pin command at the Tcl Console:

```
create_bd_pin -dir I -type rst /hier_0/rst
```

In the above command, an input pin named rst of type rst was added to the hierarchy. You can add other pins using similar commands. Likewise, you can add a clock pin to the hierarchy using the following Tcl command:

```
create_bd_pin -dir I -type clk /hier_0/clock
```

You can also add interfaces to a hierarchy by using the following Tcl commands. First set the BD instance to the appropriate hierarchy where the interface is to be added, using the <a href="mailto:current\_bd\_instance">current\_bd\_instance</a> Tcl command:

```
current_bd_instance /hier_0
```

Next, create the interface using the create\_bd\_intf\_pin Tcl command as follows:

```
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio
```

It is assumed that the right type of interface has been created prior to using the above command. After executing the commands shown above the hierarchy should look as shown in the following figure.

Figure 31: Create Pins



After you have created the appropriate pin interfaces, different blocks can be dropped within this hierarchical block and pin connections from those IP to the external pin interface can be made.



Figure 32: Connected IP to Hierarchical Pin Interface

#### **Cutting and Pasting**

You can use Ctrl+C and Ctrl+V to copy and paste blocks in a diagram. This lets you quickly copy IP blocks that have been customized, or copy IP into new hierarchical blocks.

### **Adding Comments to Block Designs**

You can add comments anywhere in the BD.

1. Right-click anywhere in the BD and select **Create Comment**.

This creates a comment box where you can type comments:







The corresponding Tcl commands are as follows:

```
set_property USER_COMMENTS.comment_0 {} [current_bd_design]
set_property USER_COMMENTS.comment_0 {Enter Comments here} [current_bd_design]
set_property USER_COMMENTS.comment_0 {My Design} [current_bd_design]
```

2. Drag and place these comment boxes at any location on the BD canvas.

These types of "un-anchored" comments are written out at the top of the generated HDL code, as shown in the following figure.




```
timescale 1 ps / 1 ps

/* My Design */
(* CORE_GENERATION_INFO = "design_1,IP_In"
module design_1
  (led_8bits_tri_o,
    reset,
    rs232_uart_rxd,
    rs232_uart_txd,
    sys_diff_clock_clk_n,
    sys_diff_clock_clk_p);
output [7:0]led_8bits_tri_o;
```

You can also add comments to pins of an IP or to I/O ports in the BD:


1. With the pin or port selected, right-click and select Create Comment, as shown in the following figure.



2. In the text box that is created, type your comments.

This text box can be seen in the GUI as anchored to the pin or port in question, as shown in the following figure.





The generated HDL code contains the comments for that particular pin or port, as shown in the following figure.

```
2667 component design_1_clk_wiz_1_0 is
2668 port (
2669 clk_in1_p : in STD_LOGIC;
2670 clk_in1_n : in STD_LOGIC;
2671 reset : in STD_LOGIC;
2672 -- This is the 100 MHz Clock.
2673 clk_out1 : out STD_LOGIC;
2674 locked : out STD_LOGIC
2675 );
```



**CAUTION!** You can add comments to either pins/ports or interface pins/ports in the GUI. Comments for the pins/ports are written out in the generated HDL. However, comments for interface pins/ports do not appear in generated HDL code.

## Pinning Blocks and Ports to Location

Often times cells in block designs need to arranged in a specific way to show control or data paths of a design. The pinning function in IP integrator provides designers with the ability to "lock" cells with respect to each other and to a particular coordinate on the block design.






Figure 33: Pinning Blocks in Block Design

To pin blocks on to a certain location on the canvas, just select one or multiple blocks on the canvas, click the Pin icon on the tool bar and select Pin from the context menu. The pinned blocks are shown with a Pin icon on the top right corner of the cell as shown below.




Figure 34: Pin Symbol on Cells in the Block Design



Regenerating the layout of the block design or regenerating an optimal routing will not affect the location of the pinned cells in question. External Ports can also be pinned using the same functionality. Pinning can also be done alternatively, by selecting one or multiple cells (or ports) on the block design canvas, right-clicking and selecting from the context menu **Pinning** → **Pin**. To unpin an object, select the cell/port on the block design and either by clicking on the Pin icon on the tool bar or right-clicking in the block design, select **Pinning** → **Unpin** from the context menu.

## **Using Mouse Strokes and the Toolbar Buttons**

- Zoom Area: A southeast stroke (upper-left to lower-right)
- **Zoom Fit:** A northwest stroke (lower-right to upper-left)
- **Zoom In:** A southwest stroke (upper-right to lower-left)
- Zoom Out: A northeast stroke (lower-left to upper-right)

The toolbar buttons on the top side of the design canvas invoke the commands shown in the following figure:

Zoom Select Search Validate Regenerate Presets Expand Out Area ΑII External Design Layout Zoom Zoom Auto-fit Collapse All Add IP Customize IP Pin blocks Settings Fit Selection and ports Routing ln

to location


Figure 35: Block Design Canvas Toolbar

# **Displaying Layers in the Block Design**

To display block design (BD) layers, click the Settings Button . You can select the Attributes, Nets, and Interface connections that you want to view or hide by selecting or deselecting the associated check boxes.



Figure 36: Viewing/Hiding Information on the IP Integrator Canvas Using the Settings
Dialog Box




#### **Attributes**

You can display or hide several attributes of the BD by checking or un-checking the options. The following attributes can be modified.

• **Pin tie offs:** Pins that have a tie-off value specified, for example, '0' or '1' can be displayed by checking the Pin tie offs option.

Figure 37: Viewing/Hiding Pin Tie-offs on the Pins of IP Symbols





- **Pins without parameter propagation:** Show or hide the pins that do not propagate parameters.
- Mark Debug: Show or hide pins that have been marked for debug. Nets marked for debug have a bug symbol placed on them.



Figure 38: Nets Marked for Debug

- **Display pins of hidden nets and interfaces:** Works with the Nets or Interface Connections option. If a net has been hidden by un-checking the appropriate net, then the pins that are connected by the net also are hidden. This option displays the pins in question, even though the nets might be hidden.
- System ILA IP and related connections: Shows or hides the instantiation of the System ILA IP
  and all the connected nets. When a net is marked for debug, the designer assistance feature
  offers assistance to connect the net being debugged to a System ILA IP. If there are multiple
  System ILA IP in the BD, this could unnecessarily clutter the BD canvas. Un-checking this
  option hides all the System ILA IP instances and all connected nets to them.

#### Nets

Several types of nets such as clock nets, reset nets, data nets or simply other unclassified type of nets can be hidden or shown on the BD canvas by selecting the appropriate check box.

#### **Interface Connection**

Interface connections can also be shown or hidden by selecting the options under this category.

#### **Defining Colors in the Block Design**

You can change the background color of the diagram canvas and other objects from the default color. As shown in the following figure, you can click the **Block Design Options** → **Colors** button in the upper-left corner of the diagram to change the color.



**Default View** Colors C X Layers General Color Item 255, 255, 255 Background Selection 253, 134, 43 Cell Text 0, 0, 0 Cell Border 65, 97, 159 Cell Fill 237, 246, 254 Hierarchy Fill 170, 196, 247 Expanded Fill 250, 253, 254 Pin text 0, 0, 0 Port Text 0, 0, 0 Clock net 16, 34, 53 Resetnet 16, 34, 53 Interrupt net 16, 34, 53 Clock Enable net 16, 34, 53 Data net 16, 34, 53 Other nets 16, 34, 53 AXI4-Memory Map Connection 65, 97, 159 AXI4-Lite Connection 65, 97, 159 AXI4-Stream Connection 65, 97, 159

Figure 39: Changing the IP Integrator Background Color

Notice that you can control the colors of almost every object displayed in an IP integrator diagram.


For example, changing the Background color to 240,240,240 as shown above makes the background light gray. To hide the options, either click the **Close** button in the upper-right corner, or click the **Settings** button again.

## **Controlling Views Using the General Tab**

You can change different aspects of the block design in the GUI environment make it easier to view the block design in the design canvas. Several options are provided as a part of the General settings to control objects that are displayed in the design canvas.




Figure 40: General Settings



• Show hierarchy navigation bar: Selecting this option shows all the hierarchical blocks present in the current block design. Selecting any of the available hierarchies opens up the hierarchy in a separate block design view.




Figure 41: Showing Hierarchy Navigation Bar



Selecting the highlighted hierarchy in the above figure, opens the hierarchy in a separate block design view.

Figure 42: Opening the Hierarchy in a Separate Block Design



- Allow drag and drop of pinned objects: This option allows users to optimize the placement of block design objects, even when they are pinned to certain locations by moving them.
- Adjust pins to reduce jogs for connections: Selecting this option adjusts the pins of a cell on the block design to reduce jogs in the nets. As an example, the following figure shows the net connections between IP prior to selecting this option, and shows how the pins are moved on the cell to optimize the routing of nets.






Figure 43: Adjusting Pins to Reduce Jogs

• Move pins to avoid loops for connections: This option allows for moving pins on either side of the symbol to avoid any loopbacks that might be present in net routing. As an example the following figure shows the highlighted net both before and after this option is selected.






Figure 44: Moving Pins to Avoid Loopbacks

• Group Connections: Enable this option (in combination) using the Match pin direction and Match pin type options. It groups interfaces and pins to simplify the routing of nets in the block design canvas. The groups are auto-named by the tool as in group\_1, group\_2, etc. To see which pins are included as part of the group of signals, select a group pin and then view the Pin Group Properties window.




Figure 45: Grouping Pins



- Match pin direction: When this option is selected (in combination with the Group connections option), input pins are connected to output pins between the two endpoints.
- Match pin type: When this option is selected (in combination with the Group connections option) similar types of pins such as clock, reset, interrupt, etc. are grouped together.

Figure 46: Eliding Text

- Display function on output pins: On certain IP such as the Concat and Slice, it could be useful
  to display the bits of a bus being concatenated or ripped. Selecting this option enables the
  output pins to show the resulting function as illustrated by the following examples.
  - Evaluated functions on output pins: Select this option (in conjunction with Display function on output pins) to see the full function being evaluated.

Enable the output pin of the Concat IP, to display the Concat values. For example, Concat IP blocks are being used to drive a Multiplier IP in the following figure.




Figure 47: Concat IP Example



As you can see, the multiplier,  $mult_gen_0$ , has two inputs A and B, which are both 16-bits wide. The Concat IP  $xlconcat_0$  and  $xlconcat_1$  instances drive the 16 bits out on the output pin dout[15:0]. The dout[15:0] pin on the  $xlconcat_0$  instance concatenates two inputs  $In0_0[1:0]$  and  $In1_0[13:0]$ . This concatenated value can be seen on the output pin of the  $xlconcat_0$  block dout[15:0]. Similarly, the  $xlconcat_1$  instance concatenated value can be seen on the output pin dout[15:0].

**Note:** The evaluated functions cannot be displayed on the output pin until connectivity of the output pin is made to a destination pin on the design.

The output pin of the Slice IP, can be enabled to display the bits being ripped off from a bus. As a simple illustration Slice IP blocks are being used to drive the input pins of a Adder/Subtractor IP.




Figure 48: Slice IP Example

As you can see, the Adder/Subtractor IP, <code>c\_addsub\_0</code>, has two inputs A and B, which are both 16-bits wide. The Slice IP <code>xslice\_0</code> and <code>xslice\_1</code> instances drive the 16 bits out on the output pin <code>Dout[15:0]</code>. The <code>dout[15:0]</code> pin on the <code>xslice\_0</code> instance rips 16 bits [bits 15 through bit 0], off of the 32-bit input buts <code>Din0\_0[31:0]</code>. This "ripped-off" value can be seen on the output pin of the <code>xlslice\_0</code> block <code>dout[15:0]</code> as <code>Dout=Din\_1[15:0]</code>. Similarly, the ripped output of <code>xlslice\_1</code> instance, <code>Dout=Din\_0[17:2]</code>, can be seen on the output pin <code>dout[15:0]</code>.

**Note:** The evaluated functions cannot be displayed on the output pin until connectivity of the output pin is made to a destination pin on the design.

• Show blocks without interfaces: Selecting this option displays all the cells (or blocks) on the design canvas even if they do not have any interface pin(s) on their I/O.

**Note:** Unselecting this option will make the blocks without any interfaces "disappear" from the block design canvas. This is a visual only representation. In reality those blocks are still present in the block design - they just "disappear" from the block design canvas to show an uncluttered view.

- **Show objects with no visible connections:** This option shows or hides the following objects on the block design canvas.
  - blocks




- sub-blocks
- external ports
- block pins

# Working with Presets to Control Block Design Views

There are several pre-built presets provided to show different "views" of the block design canvas.

Figure 49: Presets to Control Viewing Objects on Block Design Canvas



These preset options are explained below.

- **Default View:** The Default View is a preset with some pre-selected options from the Layers, Colors, and General tab.
- Interface View: Selecting this view shows only the interface level connectivity on the block design canvas. None of the other nets are shown when this view is selected. If only IP with no interfaces are present on the block design, all these IP "disappear" from the block design canvas when this option is selected.






Figure 50: Interface View

 Reduced Jogs: This option reduces the "jogs" present in the block design nets connected to various endpoints. For example, see the following figure shows the effect of selecting this option.






Figure 51: Reduced Jogs View

As you can see, the pins A, B, and CLK have been moved to keep the nets straight.

• No Loops: This option readjusts the location of the pins of a cell to reduce loopback present in net connectivity between endpoints. Typically, the inputs (or Slave interfaces) are located on the left side of a cell instance symbol or block. Likewise, the outputs (or Master Interfaces) are shown on the right side of the symbol. Selecting this option, allows for relocating the input/output (or Master/Slave) pins to reduce loopbacks in the design as shown below.






Figure 52: No Loops View

- **Grouping and No Loops:** This preset is a combination of creating groups of pins and reducing loops.
- **Color Coded:** This view color codes different nets such as nets connecting clocks. resets, interfaces, etc. with different colors as shown below.







Figure 53: Color Coded View

Addressing View: Selecting this view shows only the addressing connectivity on the block
design canvas, thus providing a simplified view to the user. None of the other nets are shown
when this view is selected. If any IP do not belong in the address path, all these IP "disappear"
from the block design canvas when this option is selected.





• Save As New View: New or custom views are created by selecting several options based on personal preferences. Once the options are chosen from the Layers, Colors, and General tab in the Settings dialog box, that view can be saved as a custom view. Select this option to open up the Save View As dialog box where the view can be given a custom name.





Figure 54: Save View As

Once the view is saved, it becomes persistent in your Vivado® IDE settings, and subsequently will be available for all projects open in Vivado IDE.







- Remove View: A custom view created as shown above can be removed by selecting the Remove View option. Preset views cannot be removed using this option.
- Reset View: To reset a view to the default settings provided by Vivado, select the Reset View
  option.

# **Hierarchical IP in IP Integrator**

Some IP in the IP catalog are hierarchical, and offer a child BD inside the top-level BD to display the logical configuration of the IP. These hierarchical IP (also called subsystem IP) let you see the contents of the block, but do not let you directly edit the hierarchy.

Changes to the child BD can only be made by changing the configuration of the IP in the Recustomize IP dialog box.

For example, the 10G Ethernet Subsystem and AXI 1G/2.5G Ethernet Subsystem is an Hierarchical IP in the Vivado IP catalog. You would instantiate these IP just as any other IP by searching and selecting the IP. The following figure shows the 10G Ethernet Subsystem and AXI 1G/2.5G Ethernet Subsystem information.



IP Details Search: Q- Ethernet (17 matches) .5G Ethernet PCS/PMA or SGMII Name: 1G/2.5G Ethernet PCS/PMA or SGMII Version: 16.0 (Rev. 2) 10G/25G Ethernet Subsystem Description: The 1G/2.5G Ethernet PCS/PMA ₱ 10G Ethernet MAC or SGMII LogiCORE(TM) 10G Ethernet PCS/PMA (10GBASE-R/KR) provides the functionality to implement one of two different 10G Ethernet Subsystem specifications: firstly the IEEE 40G/50G Ethernet Subsystem 802.3 1000BASE-X AXI 1G/2.5G Ethernet Subsystem specification; secondly the Serial-GMII (SGMII) specification AXI Direct Memory Access which is closely based on AXI EthernetLite 1000BASE-X. The core provides a choice of physical interface F Ethernet PHY MII to Reduced MII options: a Ten-Bit-Interface (TBI) ENTER to select, ESC to cancel, Ctrl+Q for IP details for connection to an external

Figure 56: Adding Hierarchical IP to the Block Design

When the IP has been instantiated into a BD, double-click the IP to open the Re-customize IP dialog box where you can configure the IP parameters.

You can run Block Automation for Hierarchical IP when available. This feature creates a subsystem consisting of IP blocks needed to configure the IP.

Figure 57: Running Block Automation for Hierarchical IP



Using the Run Block Automation dialog box, you can select various parameters of the IP subsystem to create. This puts together an IP subsystem for the mode selected, like the one shown in the following figure.



Run Block Automation × Automatically make connections in your design by checking the boxes of the blocks to connect. Select a block on the left to display its configuration options on the right Q 🛨 🖨 Description ✓ ✓ All Automation (1 out of 1 selected) AXI Ethernet connection automation generates DMA or FIFO for TX and RX streaming interfaces of instance "axi\_ethernet\_0". Options Physical Interface Selection: SGMII Connect AXI Streaming Interfaces to: DMA DMA FIFO ? Cancel

Figure 58: Run Block Automation Dialog Box

You can also run Connection Automation when it is available to complete connections to I/O ports needed for Hierarchical IP subsystems.

Figure 59: Running Connection Automation for Hierarchical IP

₱ Designer Assistance available. Run Connection Automation

The Run Connection Automation dialog box lets you select different connectivity options for the subsystem. See the following figure.



Run Connection Automation × Automatically make connections in your design by checking the boxes of the interfaces to connect. Select an interface on the left to display its configuration options on the right Q 💥 🛊 Description ✓ ✓ All Automation (1 out of 1 selected) Connect clock-pin ({/axi ethernet 0/axis clk}) to selected clock source. Also configure and connect clock-pins of connected bridge-IPs(AXI Interconnect, Smartconnect) as needed. Also infer Processor System Reset block and connect synchronous reset source to associated reset pin(s) as needed. Options Clock Source: /mdio\_mdc\_mdc (100 MHz) /axi\_ethernet\_0/clk125\_out (125 MHz) /axi\_ethernet\_0/clk312\_out (312 MHz) /axi\_ethernet\_0/clk625\_out (625 MHz) /mdio mdc mdc (100 MHz) /sgmii\_phyclk\_clk\_n (100 MHz) /sgmii\_phyclk\_clk\_p (100 MHz) New Clocking Wizard (100 MHz) (?) Cancel New External Port (100 MHz)

Figure 60: Run Connection Automation Dialog Box

The complete hierarchical IP subsystem should look as shown in the following figure.

axi ethernet 0 dma axi\_ethernet\_0 M\_AXI\_SG + M\_AXI\_MM2S + + S AXI LITE m axis rxd + M\_AXI\_S2MM + s axi + S AXIS S2MM m\_axis\_rxs + M\_AXIS\_MM2S + + S\_AXIS\_STS + s axis txd M\_AXIS\_CNTRL + mdio\_mdc mdio + + s axis txc s\_axi\_lite\_aclk sgmii + mm2s\_prmry\_reset\_out\_n sgmii\_lvds m\_axi\_sg\_aclk sgmii\_phyclk + lvds clk mac\_irq mm2s\_cntrl\_reset\_out\_n s\_axi\_lite\_resetn m\_axi\_mm2s\_aclk interrupt s2mm\_prmry\_reset\_out\_n s\_axi\_lite\_clk m\_axi\_s2mm\_aclk s2mm\_sts\_reset\_out\_n phy\_rst\_n • phy reset out axis clk axi\_resetn clk125\_out mm2s\_introut axi\_txd\_arstn clk625\_out s2mm\_introut axi\_txc\_arstn clk312\_out axi\_rxd\_arstn AXI Direct Memory Access rst\_125\_out axi\_rxs\_arstn mmcm locked out signal\_detect idelay rdy out -AXI 1G/2.5G Ethernet Subsystem clk wiz clk\_in1 Clocking Wizard

Figure 61: Hierarchical IP Subsystem After Running Designer Assistance

To view the child BD inside the AXI Ethernet subsystem IP, right-click and select **View Block Design** command, as shown in the following figure.



TIP: You cannot directly edit the subsystem block design of a Hierarchical IP.






Figure 62: View Block Design



**TIP:** If you re-customize the IP while the child-level block design is open, the child-level block design will close.

To view the BD, click View Block Design icon at the top left corner of the IP symbol.

This opens a BD window showing the child-level BD, as shown in the following figure.






Figure 63: Child Block Design in Hierarchical IP

#### InterConnect vs. SmartConnect

The Xilinx® LogiCORE IP AXI InterConnect and SmartConnect cores both connect one or more AXI memory-mapped master devices to one or more memory-mapped slave devices; however, the SmartConnect is more tightly integrated into the Vivado design environment to automatically configure and adapt to connected AXI master and slave IP with minimal user intervention. The AXI Interconnect can be used in all memory-mapped designs.

There are certain cases for high bandwidth application where using a SmartConnect provides better optimization. The SmartConnect IP delivers the maximum system throughput at low latency by synthesizing a low area custom interconnect that is optimized for important interfaces.

The IP Integrator provides the user a choice to select between the AXI InterConnect and a SmartConnect if the endpoints being connected are AXI4 memory-mapped endpoints.




As an example, consider the design example shown in the following figure, where a memory interface IP needs to be connected to a MicroBlaze processor.

Figure 64: Connecting to High Bandwidth Interfaces

When you click the Run Connection Automation link, shown in the following figure, the connection automation provides a choice to instantiate either a InterConnect or a SmartConnect, shown in the following figure.

Figure 65: Run Connection Automation Dialog Box Provides Option to Connect to SmartConnect



Leaving it to the default selection of Auto instantiates a SmartConnect IP to connect the MicroBlaze processor to the Memory Interface IP.



# Glue Logic IP in IP Integrator

There are several IP available in the IP catalog for use in Vivado IP integrator designs as interconnect or *glue logic*. The following section briefly describes these IP, with references to their product briefs for more information.

## **Utility Vector Logic**

This IP can be configured for different logic modes and input widths. The supported logic operations are AND, OR, XOR, and NOT. The  $C_Size$  is the vector size of the input and output signals, and can be 1 or more. As an example, if the IP is configured in the AND mode and C Size is set to 4, then the resulting logic would consist of 4 parallel, 2-input AND gates.

If the IP is configured as an inverter or NOT, then the  $C_Size$  denotes the number of single bit inverters. See the *LogiCORE IP Utility Vector Logic Product Brief* (PBO46) for more information.




Figure 66: Utility Vector Logic IP Dialog Box

# **Utility Reduced Logic**

This IP can be configured as AND, OR, and XOR functions. C\_Size sets the number of inputs to the function, and must be at least 2. Refer to the *LogiCORE IP Utility Reduced Logic Product Brief* (PBO45) for more information.



For example, setting the  $C_Size$  to 8 as an AND function creates one 8 input AND gate, with a single output, shown in the following figure.




Figure 67: Utility Reduced Logic IP Dialog Box

#### **Constant**

Use the Constant IP to tie signals up or down, and specify a constant value. The Constant IP shows the constant value being driven by the block on the output pin. As an example, the following constant IP shows a default value on the output pin dout[0:0] being driven to 1.

Figure 68: Constant IP with Default Value



To change the value double-click the IP. This brings the configuration dialog box as shown.







Figure 69: Constant IP Configuration Dialog Box

In this configuration dialog box, the width of the value to be driven is set to 5 (binary bits) and a value of decimal 30 is being driven. After the user commits to the changes, the Constant IP shows the new values being driven on the output pin dout [4 downto 0].

Figure 70: Constant IP After Changing the Constant Value Being Driven



Constant values can be set as decimal, hexadecimal or binary values. See the *LogiCORE IP Constant Product Brief* (PB040) for more information.



## **Utility Buffer**

There are occasions when you need to manually insert a clock or signal buffer into a BD. You can use the Utility Buffer IP in these situations to configure and instantiate one of several different buffer types into the design. See the *LogiCORE IP Utility Buffer Product Brief* (PB043) for more information.

#### **Concat**

To combine or concatenate bus signals of varying widths, use the Concat IP. The Number of Ports defines the number of source signals that need to be concatenated together. Each of source can be of different width, as automatically determined by IP integrator or user-specified, as shown in the following figure. The resulting output is a bus that combines the source signals together. See the *LogiCORE IP Concat Product Brief* (PB041) for more information.




Figure 71: Concat IP Dialog Box



#### Slice

To rip bits out of a bus signal, use the Slice IP. The Din Width field specifies the width of the input bus, and Din From and Din Down To fields specify the range of bits to rip out. The output width, Dout Width, is automatically determined. See the *LogiCORE IP Slice Product Brief* (PB042) for more information.




Figure 72: Slice IP Dialog Box



**TIP:** You can use multiple Slice IP to pull different widths of bits from the same bus net.




# About On-Disk Objects and In-Memory Objects

#### **Block Designs**

Block Designs (BDs) are *on-disk* objects. When you create a BD, it gets written to the disk. Accordingly, the Sources window shows the creation of the BD, shown in the following illustrated figure.

Figure 73: Sources Window and Properties View of Block Design upon Creation



#### **IP Instances or Block Design Cells**

IP instances or cells on the BD are *in-memory* objects. That is a copy of the instantiated IP is created in memory, but it is *not* written to disk until you save the BD.



x Design Signals Board ? \_ 🗆 🖸 Diagram × Address Editor × @ | @ | X | X | ⊕ | Q | X | ⊕ | + | □ | ⊁ | 函 | C | 의 □ **★** | **♦** | **+** | **?** | **0** 0 ₱ Designer Assistance available. Run Block Automation Run Connection Automation → □ Design Sources (1) ipi\_design\_1 (ipi\_design\_1.bd) axi\_uartlite\_0 Constraints ∨ □ Simulation Sources (1) + S\_AXI UART + s axi aclk > = sim 1(1) interrupt AXI Uartlite Hierarchy IP Sources Libraries Compile Order microblaze\_0 + INTERRUPT **Block Properties** ? \_ D 🖸 X + DEBUG DLMB + MicroBlaze ILMB + Clk axi\_uartlite\_0 Reset Name: axi uartlite 0 MicroBlaze Parent name: ipi\_design\_1

Figure 74: Sources Window View of IP or Cells Prior to a Block Design Save

As can be seen in the following figure, as cells (IP) are instantiated in the block design, they do not appear in the Sources window under the BD. At this point all cells or IP objects are created in-memory. The same applies to Hierarchical IP or IP Subsystems. The IP and the related files, such as BDs underneath IP subsystems, sub-cores, and so forth, are not written to disk until you save the BD. After you save the BD, the Sources window is updated to show all the IP under the BD hierarchy as shown in the following figure.

Figure 75: Sources Window View of IP or Cells After Saving the Block Design



After saving the BD, if you delete an IP from the BD canvas, the Sources window shows the IP sources with a "?" icon. This updates after you save the BD. (See the following figure.)

Save of block design



x Design Signals Board Q 🛨 🔷 🛨 🔞 🖜 0 Ф → □ Design Sources (1) → Design Sources (1) ipi\_design\_1 (ipi\_design\_1.bd) (2) ✓ ▲□ ipi\_design\_1 (ipi\_design\_1.bd) (1) y 
pi ipi\_design\_1\_microblaze\_mcs\_0\_0 (ipi\_design\_1\_microblaze\_mcs\_0\_0)

pi ipi\_design\_1\_microblaze\_mcs\_0\_0

pi ipi\_design\_1\_microbla ¬ ♀□ ipi\_design\_1\_microblaze\_mcs\_0\_0 (ipi\_design\_1\_microblaze\_mcs\_ > & bd\_9048 (bd\_9048.bd) (8) > & bd\_9048 (bd\_9048.bd) (8) ② ipi design 1 axi uartlite 0 0 (ipi design 1 axi uartlite 0 0.xci) > Constraints Constraints → Simulation Sources (1) Hierarchy IP Sources Hierarchy IP Sources Compile Order Deleted objects on the Sources view after block design prior to deletion of a cell and

Figure 76: Sources Window View After Deleting a Cell Before/After a Save

#### Validating a Block Design

saving the block design

You can validate a BD either before saving or after saving it. Use the Validate button  $\square$  for easy access.

### **Generating/Resetting Output Products**

You can generate or reset output products with or without saving the BD; however, these operations perform an automatic save.

# **Running Design Rule Checks**


IP integrator runs basic design rule checks in real time as the design is being assembled. However, there is a potential for something to go wrong during design creation. As an example, the frequency on a clock pin may not be set right. As shown in the following figure, you can run a

comprehensive design check on the design by clicking the Validate Design button  $\Box$  in the toolbar on the IP integrator canvas.

If the design is free of Warnings and/or Errors, a confirmation dialog box displays, as shown in the following figure.



Figure 77: Validation Successful Message



#### **Connecting Ports with Different Widths**

It is permitted to connect ports or pins with different widths in IP integrator.

As seen in the following figure, the  $bram_addr_a$  pin of the AXI BRAM controller that is 14-bits wide is connected to the addra pin of the Block Memory Generator that is 32-bits wide. The port width mismatch is not flagged during design validation; however, a warning is issued during the generation of the block design output products, as follows:

[BD 41-235] Width mismatch when connecting pin: '/axi\_bram\_ctrl\_0\_bram/addra'(32) to net 'axi\_bram\_ctrl\_0\_BRAM\_PORTA\_ADDR'(14) - Only lower order bits will be connected.




Figure 78: Connecting Pins of Differing Widths

The warning indicates that the tool has detected a port width mismatch while connecting the ports or pins, and that only the lower-order bits (the first 14 bits) will be connected.


You will need to evaluate the warning and take appropriate action as needed. Typically, it is okay to ignore this warning message.



## Finding Objects in a Block Design

There are two ways of finding objects in a block design. The first one is used in the block design canvas. This functionality can be invoked by clicking the magnifying glass icon on the block design canvas toolbar or by pressing the Ctrl+F keys together.

Figure 79: Search Function in Block Design Toolbar



This brings up a Search dialog box that shows the Interfaces, Nets, Ports and Cells in the block design. Selecting an object in the search window highlights the corresponding object in the block design canvas.




Figure 80: Finding a Cell in the Block Design

You can expand the Ports, Nets, or Interfaces groupings and select any net to cross-probe.



Search: Q
A config\_mb

External Interfaces

Interface Connections

Ports

Nets

axi\_ethernet\_0\_fifo\_interrupt

axi\_ethernet\_0\_fifo\_mm2s\_cntrl\_reset\_out\_n

axi\_ethernet\_0\_fifo\_mm2s\_prmry\_reset\_out\_n

axi\_ethernet\_0\_fifo\_s2mm\_prmry\_reset\_out\_n

axi\_ethernet\_0\_fifo\_s2mm\_prmry\_reset\_out\_n

axi\_ethernet\_0\_fifo\_s2mm\_prmry\_reset\_out\_n

axi\_ethernet\_0\_interrupt

axi\_ethernet\_0\_interrupt

axi\_ethernet\_0\_mac\_irq


axi\_ethernet\_0\_mac\_irq

axi\_ethernet\_0\_phy\_rst\_n

Figure 81: Finding a Net in the Block Design

Finally, the Search field in the dialog box allows for searching and filtering for specific objects. As an example, typing ethernet in the Search field shows all the objects matching with ethernet.


Figure 82: Filtering Objects to Find in a Block Design



In addition to the Search dialog box described above, there is a Find dialog box that you can open from the Vivado toolbar by clicking on the binocular icon, or by selecting  $\mathbf{Edit} \rightarrow \mathbf{Find}$  from the menu.



Figure 83: Finding Objects from Vivado Toolbar or Menu



The purpose of this Find dialog box is to work with Tcl commands such as get\_bd\_cells, get\_bd\_intf\_nets, get\_bd\_intf\_pins, get\_bd\_intf\_ports, get\_bd\_pins and get\_bd\_ports. By invoking the Find dialog box, the user can then search on different kind of block design objects.


A Find Find objects by filtering Tcl properties and objects 8 Result name: find\_1 System Net Find: System Net Properties Find Block Pin External Port \* NAME ∅ + Block Interface Net External Interface Regular expression Ignore case 🗸 Search hierarchically Of objects Command: show\_objects -name find\_1 [get\_bd\_nets -hierarchical "\*"] ✓ Open in a new tab (?) Cancel

Figure 84: Find Dialog Box

Clicking OK on the dialog box brings up the Find Results window as shown.




Figure 85: Find Results Window



Selecting an object within this window cross-probes the corresponding object in the block design canvas.

Figure 86: Find Results Window and Cross-Probing Objects



The appropriate Tcl command also shows up on the Tcl Console.

```
show_objects -name find_1 [get_bd_nets -hierarchical "*"]
```





# Addressing for Block Designs

## **Addressing Overview**

Masters such as a processor need to access slaves such as peripherals and memory. Masters access slaves by reading and writing to specific addresses over an interface such as AXI. IP integrator can create address assignments whereby slaves are visible to masters at specific address ranges. These address assignments are used to configure the masters and the interconnect IP such as the SmartConnect so they correctly route transactions based on the addresses.

Addressing can quickly become complex with nuanced rules, but the basics are straight forward.


# **Addressing Structure**

In IP integrator, a connection is made on the block diagram between a **Master Interface** and a **Slave Interface**, possibly through interconnect IP. This is called an **Address Path**. The slave interface will have one or more **Slave Segments** which are addressable regions of memory or registers that the master wants to access.

Each master block has one or more **Address Spaces** (e.g., an instruction and data address space). The slave segments are visible to the master at specific addresses in a master's address space. Address Assignment is the act of choosing an **base address** (i.e., the starting address) and **range** within a master's address space where the slave will be visible to the master. This assigned address is then stored with the master's address space as a **Master Segment**. A master segment is simply an address assignment, which assigns the base address and range at which a master can access a slave.



Figure 87: Address Structure



The figure above illustrations the address path from a Master Interface ( $master_block$ ) across an Address Path to a Slave Interface ( $slave_block$ ), allowing a master's Address Space to access a Slave Segment resource. A Master Segment is created within the master's Address Space during address assignment. A Master Segment devotes a portion of the master's Address Space (defined by base address and range) for accessing the Slave Segment resource.

### **Concepts**

Table 1: Terminology

Term	Definition
Bus Interface	A grouping of signals that share a common function, see Using Bus Interfaces.  A Master Bus Interface initiates a bus transaction, often named m <index>_axi or similar, where <index> is a number like 00. A Master Bus Interface provides access to a master's Address Space.  A Slave Bus Interface responds to a bus transaction, often named s<index>_axi or similar, where <index> is a number like 00. A Slave Bus Interface provides access to one or more Slave Segments, which can be assigned into a master's Address Space.  Tcl: get_bd_intf_pins</index></index></index></index>
Slave Segment	An addressable region of memory or registers accessible through a Slave Interface. A slave segment can be assigned into a master's address space.  A slave segment has a range (size). A master may access all or part of a slave segment. Typically a slave segment is floating meaning it can be assigned at any legal offset in a master's address space.  A Fixed Slave Segment has a fixed offset where it must be assigned within a master's Address Space.  Note: Previously, and in IP-XACT, a Slave Segment was called an Address Block.  Tcl: get_bd_addr_segs (returns both master segments and slave segments)
Address Space	A master's addressable range where slave segments can be assigned. One address space may be shared by multiple Master Interfaces. A master may have multiple address spaces.  Tcl: get_bd_addr_spaces



Table 1: Terminology (cont'd)

Term	Definition
Master Segment	An assignment of a Slave Segment into a master's Address Space. It has an offset and range, and is saved with the master's Address Space.
	A Master Segment is also created when excluding a slave segment from a Master's address space.
	Note: Previously, and in IP-XACT, a Master Segment was called an Address Segment.
	Tcl: get_bd_addr_segs (returns both master segments and slave segments)
Address Width	The Address Width is the bit width of an address bus. It determines the maximum addressable high address. An interface with an address width of N can address from 0 to 2^N-1.
	Some masters and IP have fixed address widths. Some IP such as a SmartConnect will auto-adjust their address width to accommodate all assigned network addresses.
Aperture	An offset and range that restricts address assignment. Some master interfaces and some interconnect interfaces have apertures. Address assignments must fit within apertures seen across the address path.
	A bus interface may have one or more explicit apertures. If a bus interface does not have an explicit aperture then its aperture is the full range given by its address width. The address width of interconnect IP (e.g., SmartConnect) is normally calculated to accommodate all address assignments it needs to support.
	Apertures are shown in the properties window of an interface and in the address path properties window.
Excluded Address	A mechanism to explicitly mark a slave as not accessible by a master to ensure an interconnect network (e.g., SmartConnect) is configured to prevent access.
Address Path	An Address Path is the path on the IP integrator block diagram from a Master Interface, through an interconnect network, to a Slave Interface.
	The leaf rows of the address editor represent address paths. Selecting a row in the address editor will also select address path on the block diagram, and will show the address path properties window.
Address Network	An Address Network is a collection of Address Paths through a shared interconnect network. Each slave in a network must occupy separate network addresses (not overlap). Slaves in different networks can be assigned the same address.

# **Using the Address Editor**

The address editor is a tree-table view that lists all address paths.






Figure 88: Address Editor

#### **Editor Rows**

The address editor toolbar allows you to control which leaf rows are shown, based on state:

Figure 89: Address Editor Toolbar



- Unassigned: The slave segment does not have any address assignments.
- **Assigned:** The slave segment is assigned an address within a master's address space and the slave will be visible to the master.
- **Excluded:** In order to prevent a master from accessing a slave in a network, you can mark an address assignment (Master Segment) as excluded.

For example, consider a design where two masters connect to two slaves through a SmartConnect. Normally the SmartConnect would be fully connected and both masters would see both slaves. In order to prevent prevent one master from accessing a slave. it is not enough to simply leave the path unassigned. Marking a path as excluded will configure the network to block the unwanted address path.


During validation, you will get a critical warning if there are any unassigned paths, so paths must be marked either as assigned or excluded.

In some cases there may be a path where there are no valid address assignments for a path, for example if there are no overlapping apertures along a path. In this case auto-assignment will exclude these paths.



- Unconnected and Incomplete Paths: If a master or slave is on the block diagram and does not have a complete addressing path from master to slave, it is listed in the following ways:
  - Unconnected Masters and Unconnected Slaves: If a master or slave is on the block diagram and does not have a complete addressing path from master to slave, then it is listed in the address editor in the Unconnected Masters group or Unconnected Slaves group. This helps to resolve incomplete/unconnected portions of a design.


Figure 90: Unconnected Master and Unconnected Slaves



Incomplete Paths: If an address assignment or exclusion is made for an address path, and
then a part of the path is removed or disconnected on the diagram, then the assignment
(Master Segment) will still be present even though the path connecting the master and
slave no longer exists. This allows the connection to be re-added and the assignment
preserved.

An assigned but disconnected path will be shown in the address editor as a incomplete path. To resolve, either unassign or reconnect the path.

Figure 91: Incomplete Paths




#### **Editor View Groups**

The address paths are shown in a tree view and can be grouped various ways. Use the gear icon at the top-right of the view to customize grouping. This controls which parent rows are shown.




Figure 92: Customize Grouping



For example, the MicroBlaze processor in the following BD (shown in the following figure) is a single master ( $microblaze_0$ ) system that has two networks, and has different master interfaces (DLMB, ILMB, and  $M_AXI_DP$ ), which provide access to separate Data and Instruction Address Spaces.

Figure 93: Example



Select **Group by Networks** from the context menu to arrange the different address segments in the table as follows:



Diagram × Address Editor ? 🗗 🖸 Assigned (10) ✓ Unassigned (0) Q X \$ \ \ \ \ \ Excluded (0) Hide All ٠ ^1 Interface Name Slave Segment Master Base Address Range Master High Add Group By □ Network 0 ✓ Ⅲ /microblaze\_0/Data (32 address bits : 4G) ✓ Networks 32M ▼ 0x61FF FFFF 📭 /axi emc 0 S\_AXI\_MEM Mem0 0x6000\_0000 Master Blocks 📭 /axi\_gpio\_0 64K ▼ 0x4000\_FFFF S AXI Reg 0x4000 0000 Address Spaces 64K ▼ 0x4001\_FFFF 📭 /axi\_gpio\_1 S\_AXI Reg 0x4001\_0000 Master Interfaces 📭 /axi\_gpio\_2 S AXI Reg 0x4002\_0000 64K ▼ 0x4002\_FFFF Unassinged Groups 📭 /axi\_iic\_0 Reg 0x4080\_0000 64K ▼ 0x4080 FFFF S\_AXI 📭 /axi timer 0 0x41C0 0000 64K 0x41C0 FFFF Reg S AXI Excluded Groups 📭 /axi\_uartlite\_0 64K 0x4060\_FFFF S\_AXI Reg 0x4060\_0000 ☐ Incomplete Paths ▼ 0x4120\_FFFF 📭 /microblaze\_0\_axi\_intc Reg 0x4120\_0000 64K s\_axi ▼ 0x0001\_FFFF /microblaze\_0\_local\_memory/dlmb\_bram\_if\_cntlr 0x0000 0000 128K SLMB Mem

0x0000\_0000

128K

▼ 0x0001 FFFF

Figure 94: Group by Networks


Select **Group by Master Blocks and Master Interfaces** from the context menu to view the address segments as follows:

Mem

SLMB

Figure 95: Group by Master Blocks and Master Interfaces

× Address Editor ×



#### **Editor Columns**

# /microblaze\_0/Instruction (32 address bits : 4G)
# /microblaze\_0\_local\_memory/ilmb\_bram\_if\_cntlr

The address editor columns can be shown and hidden by right clicking on the column header.

The name column for parent rows gives the name of the object (network name, address space name, etc). For leaf rows (an address path) the name column gives the name of the master at the start of the address path.



#### **Editing Addresses**

You must assign a path before you can edit the base address and range.

- To assign all paths: Click the **Assign All** toolbar button , or right-click and select **Assign All**.
- To unassign all address: Click the **Unassign All** toolbar button <sup>1</sup>, or right-click and select **Unassign All**.

The address path context menu has entries to assign and unassign paths, and to exclude and include paths.




Figure 96: Address Path Context Menu

#### Assigning Multiple Address Ranges for External Segments

Multiple address ranges can be assigned to external master port that can connect to several slaves outside of the IP integrator design environment. Consider the following example where a master can connect to several external slaves.




microblaze\_0\_axi\_periph \$00,AX + 501,AX ACLK E S AXI ARESETN JTAG to AXI Maste S00,ARESETN M00,ACLK M00,ARESETI M01,ACLK 501,ACLK S01,ARESETN M02,ACLK rs232\_uart M02.ARESETN microblaze 0 local memory + DLMB ■ INTERBUPT MicroBlaze ILMB -M AXL DP LMB.CR

Figure 97: Example of AXI Master Accessing Multiple Slaves Outside IP Integrator

It is represented as a virtual slave segment, M\_AXI/Reg, as shown in the following figure, in the address editor. This segment can be mapped into the address spaces of masters in the diagram, in this case master\_1 and master\_2.

Figure 98: Address Editor View of AXI Master Accessing Multiple Slaves Outside IP Integrator



The offset of this segment is the offset that the master master\_1 uses to initiate transactions to slaves that are connected to the To\_External\_Slaves interface. This interface can also be used to access other slaves that are not necessarily within the same offset and range by creating other segments as described in the following assign\_bd\_address Tcl command:

```
assign_bd_address -external -dict {offset 0x00000000 range 64M offset 0x20000000 range 4M} [get_bd_addr_segs /master_1/Data/SEG_M_AXI_Reg] -target_address_space [get_bd_addr_space /jtag_axi_0]
```


Executing this Tcl command creates two separate address spaces, one at 0x00000000 with a range of 64M, and the second one at 0x20000000 with a range of 4M. Another way to look at this feature is to assume that the  $master_1$  in this case, needs to address other slaves through the same slave interface  $To_External_Slaves$ .



# Importing and Exporting Address Map from the Address Editor

An existing address map in a .csv file can be imported into the address editor to do the address assignment. Address map from an existing design can also be exported to a .csv file. To do so, right-click anywhere in the address editor, and select **Export to file** (to write out) or **Import from file** (to bring in) from the context menu.

Figure 99: Context Menu



The corresponding Tcl commands are as shown below:

```
assign_bd_address -import_from_file <path_to_csv_file_input>
assign_bd_address -export_to_file <path_to_the_csv_file_output>
```

Pre-existing address map information (or specific segments from pre-assigned address map) can also be overwritten by reading a .csv file containing the new address map.

#### **Address Path Property View**

When you select an address path in the address editor, the properties window displays the Address Path Properties.






Figure 100: Displaying the Address Path Properties

The general page lists the main components of the address path. From this page you can go to the individual property pages for the master and slave, master and slave interfaces, or master and slave segments.

The path page shows each part of the path, including the apertures along the path.

The apertures page shows the cumulative apertures along the path, which is the intersection of the apertures along the path.



#### **Apertures**

Apertures are important in address assignment. As stated in the terminology section, an aperture is an offset and range that restricts where a slave segment can be assigned in a master's address space, that is, an assignment must fit within an aperture.

For example, if an aperture can only accept addresses from 0 to 1G, then you can't assign an address starting at 2G through that aperture. Hardened processors such those found in Zynq® devices may have multiple apertures on their master interfaces.

Apertures may also come from the address width. For example, a 32-bit MicroBlaze™ processor can generate addresses from 0 to 4G, so you cannot assign an address starting at 8G through this aperture.

#### **Cross Probing with Address Editor**

VivadoIP integrator provides the ability to cross probe an address path or a network from the address editor to the corresponding elements in the block design canvas.

For example, two address paths <code>axi\_gpio\_0</code> and <code>axi\_timer\_0</code> in the address editor are selected.





Figure 101: Address Editor

If you now switch to the block design window, you can see that the corresponding address paths have been highlighted on the canvas.



Figure 102: Block Design Window



It is often useful to show the block design and addressing views side by side. To do so, right-click the Address Editor tab or Diagram tab, and select **New Vertical Group**.

Diagram
×
Address Editor
×

Q
★
♦
Close
5

Name
Close Others

✓ ≅ Network 0
Close All

Y
External
Previous

Y
New Horizontal Group

New Vertical Group

Figure 103: New Vertical Group Option



## **Address Map**

As addressing in designs becomes increasingly more complex, designers need to better understand and more easily visualize the system address map of the design. In IP integrator, the Address Editor feature shows addressing in a table view grouped by a master. To augment that, the Address Map feature shows addressing in an intuitive slave-centric view and graphically represent the layout of AXI slaves in a network address space. This is especially useful when multiple masters access one slave and a clear representation of the resultant address map is necessary.

#### **Address Map Structure**

The address map view, similar to address editor information, is always automatically shown whenever an IP integrator diagram contains addressing information.

The main grouping in the address map is by address network. An address network is a set of masters and slaves that share an interconnect, and thus have a shared "Network Address Space". Each network is displayed in two sections: masters (shown on the left) and slaves (shown on the right).




Figure 104: Address Map View


#### Slaves

The left column titled 'Slaves' is a network address space. Each entry in the slave column represents one slave. The offset of a slave is given on the left, and the range is on the right. The bus interface name is given in the block that represents a slave. Each slave has a tool tip that gives the slave segment name, offset, and range.




Figure 105: Salves in Address Map View

#### Slaves




A slave may be assigned into multiple masters. All assignments for one slave create one Network Segment. Clicking on a slave will select it in the diagram.

Figure 106: Network Segment



It is often helpful to right click on the Address Map tab and choose "New Vertical Group" to arrange the windows side-by-side.

Figure 107: New Vertical Group



#### Masters

The Masters section on the left of the Slaves shows the masters grouped by BD cells. Each BD cell has a set of master interfaces, represented by vertical columns in the cell.



PMC\_NOC\_AXI\_0

NOC\_LPD\_AXI\_0

FPD\_CCI\_NOC\_3

FPD\_CCI\_NOC\_1

FPD\_AXI\_NOC\_0

FPD\_AXI\_NOC\_0

Figure 108: Masters in Address Map View

The above figure shows one cell named ps\_cips with 8 master interfaces all shown as vertical columns.

Each master interface may have multiple assignments, or Master Segments, shown as smaller blue boxes inside the master interface. These line up horizontally with the slave column. These graphically show where the slaves are mapped into the address space of each master. They are the same color as the slaves in the slave section to indicate that they represent the slave as seen by the master.

When user hovers the mouse over a slave in the slave column or a master segment, then the slave and all associated master segments are shown in a lighter color to indicate they all represent the slave.

When two adjacent master interfaces have the exact same set of assignments then they are drawn close together, as shown above with the first two FPD\_AXI\_NOC interfaces, and the next set of four FPD\_CCI\_NOC interfaces. When there is a difference in the assignment, then a larger gap is shown between master interfaces.


If you hover over a Master Segment (the smaller boxes, which represent where a slave is mapped into a master) a tool tip is shown with information about the assignment.

You can click on a Master, Master Interface, Master Segment, or Slave to select it in both the Address Map and Diagram View. When you click on a Master Segment then the entire address path is selected in the diagram, and the corresponding row in the Address Editor is selected.

Different masters may have different assignments for the same slave. In the following image, the first and third masters see only part of the slave, and the second master sees the entire region. If an address assignment is excluded (third master below), it is shown as gray and the tool tip indicates an "Excluded Segment".



Figure 109: Excluded Segment




#### Working with the Address Map

#### Scale and Zoom

Slaves can be shown using three scale options: log, linear, and constant size.

Figure 110: Scale Options



The default is a log scale, where the vertical size of slave is based on the log of its range. This works best in many cases where there are large differences in slave size.

When showing slaves that are closer to the same size, then a linear scale is best. If there are two slaves and one has twice the range the size of the other, a linear scale would show the larger as twice as big as the smaller. If a slave would become very large it is drawn with a curved cut mark.

The constant size option shows all slaves as the same size regardless of the size of their range.

In the log and linear scales, the visual gaps between slaves also scales based on the size of the gap.

Ctrl-key+mouse wheel can be used to zoom in and out vertically.

#### Show in Browser

The toolbar button next to the scale allows the address map to be shown in a web browser. The address map is still fully interactive in the browser. If the browser supports saving the page as HTML (typically with the right-click menu) this can be useful for documentation and sharing, however, the saved page will not be interactive.



## **Block Diagram Addressing View**

Vivado IP integrator provides a pre-built preset to show addressing view of the block design canvas. When you select this view, only the addressing connectivity on the block design canvas displays, which provides a simplified view. All cells or nets that do not belong to an address path will disappear from the block design canvas when this option is selected.

Diagram × Address Editor ×  $oldsymbol{Q}_{i}$   $\left|oldsymbol{Q}_{i}\right|$   $\left|oldsymbol{Q}_{i}\right|$   $\left|oldsymbol{Z}_{i}\right|$   $\left|oldsy$ axi\_gpio\_0 dip\_switches\_4bits Icd 7bits axi\_emc\_0 microblaze\_0 microblaze\_0\_local\_memory microblaze\_0\_axi\_into + DLMB AXI MEM linear flash - s axi interrupt -+ INTERRUPT MicroBlaze ILMB + II + ILMB AXI EMC M\_AXI\_DP + AXI Interrupt Controller axi\_iic\_0 microblaze\_0\_axi\_periph S AXI IIC + iic main M00\_AXI AXI IIC M01\_AXI M02\_AXI axi timer 0 M03\_AXI M04\_AXI M05\_AXI M06\_AXI axi gpio 1 AXI Interconnect led 8bits push\_buttons\_5bits AXI GPIO axi\_gpio\_2 rotary switch axi\_uartlite\_0 rs232\_uart

Figure 111: Addressing View

# Common Addressing-Related Critical Warnings and Errors

Common addressing-related Critical Warnings and Errors are as follows.

[BD 41-971] "Slave segment <name of slave segment> assigned into <address space> at <offset> overlaps with slave segment <name of slave segment> already assigned at <offset>. Please assign at the next available address.



This message is typically thrown during validation. Each peripheral must be mapped into a non-overlapping range of memory within an address space.

```
[BD 41-1356] Slave segment <name of slave segment> is not assigned into address space <name of address space>. Please use Address Editor to either assign or exclude it.
```

This message is typically thrown during validation. If a slave is accessible to a master, it should be either mapped into the address space of the master or excluded.

```
[BD 41-1353] Slave segment <name of slave segment> is mapped at disjoint addresses in address space <name of address space> at <offset> and in address space <name of address space> at <offset>. It is illegal to have the same slave segment mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, to addresses that are subsets of a larger aligned address, or to contiguous addresses that can be combined.
```

This message is typically displayed during validation. Within a network defined as a set of masters accessing the same set of slaves connected through a set of interconnects, each slave must be mapped to the same address within every master address space, or apertures or subsets of the largest address range.





# Working with Block Designs


At this point, you should know how to create a block design (BD), populate it with IP, make connections, assign memory address spaces, and validate the design. This chapter describes how to work with BDs, creating the necessary output files for synthesis and simulation, adding a BD to a top-level design, and exporting the BD to Vitis for embedded processor designs.

# **Generating Output Products**

After the BD is complete and the design is validated, you must generate output products for synthesis and simulation, to integrate the BD into a top-level RTL design. The source files and the appropriate constraints for all the IP are generated and made available in the Vivado® Design Suite (IDE) Sources window.


Output files are generated for a BD based upon the Target Language that you specified during project creation, or in the Settings dialog box. If the source files for a particular IP cannot be generated in the specified target language a message displays in the Tcl Console.

1. To generate output products, in the Vivado IDE sources pane, right-click the BD and select **Generate Output Products**, as shown in the following figure.




Alternatively, click Flow Navigator  $\rightarrow$  IP Integrator  $\rightarrow$  Generate Block Design, as shown in the following figure.





2. To generate the output product from the IP Sources tab, select and right-click the BD, and select **Generate Output Products** from the context menu as shown in the following figure.



Generating the output products generates the top-level netlist of the BD. The netlist is generated in the HDL language specified by the **Settings**  $\rightarrow$  **General**  $\rightarrow$  **Target Language** for the project.

#### Using the Generate Output Products Dialog Box

The Vivado IDE generates output products for three different modes:

Global: Used for generating output products used in top down synthesis of the whole design.
 This is essentially disable out-of-context synthesis for the BD, and simply synthesizes it with the whole design.



- Out of context per IP: Generates the output product for each individual IP used in the BD, and a DCP is created for every IP used in the BD. This option can significantly reduce synthesis run times because the IP cache can be used with this option to prevent Vivado synthesis from regenerating output products for specific IP if they do not change. For more information on using the IP Cache, see this link in the Vivado Design Suite User Guide: Designing with IP (UG896).
- Out of context per Block Design: This lets you synthesize the complete BD separately from, or out of the context of, the top-level design by generating a design checkpoint for the BD itself. This option is generally selected when third-party synthesis is used.

The following figure shows the Generate Output Products dialog box for a BD.




Figure 112: Generate Output Products Dialog Box




**TIP:** The default mode of Synthesis is out-of-context (OOC) per IP, and IP caching is also enabled by default. This combination reduces synthesis demands.

#### **Global Synthesis**

When this mode is chosen, a synthesized design checkpoint (DCP) is created for the entire top-level design, but not for the BD or for individual IP used in the BD. The entire BD is generated in the top-down synthesis mode. You can see this in the Design Runs window, where only one synthesis run is defined.



Figure 113: Design Runs Window for Global Synthesis



The Tcl commands used to generate output products with the Global Synthesis mode are as follows:

```
set_property synth_checkpoint_mode None [get_files <name_of_bd>.bd]
generate_target all [get_files <name_of_bd>.bd]
```

#### **Out-of-Context per IP**


This mode creates an out-of-context (OOC) synthesis run and DCP for every IP that is instantiated in the design. Notice that each IP in the BD is also marked with a filled square that indicates the IP is marked as OOC.

The Design Runs window lists synthesis runs for each IP used in the BD, as shown in the following figure.



**TIP:** The Design Runs window also groups the nested synthesis runs for IP used in the child block designs of Hierarchical IP as discussed in Hierarchical IP in IP Integrator.

Figure 114: Design Runs Window for Out-of-Context per IP Synthesis





Generation of the individual output products in OOC per IP mode takes longer than a single global synthesis run; however, run time improvements are realized in subsequent runs because only the updated blocks or IP are re-synthesized instead of the whole top-level design. In addition, with the IP Cache enabled, Vivado synthesis can provide even greater run time improvements because the only IP to re-synthesize have been re-customized or were impacted from parameter propagation.

The Tcl commands used to generate output products with the Out-of-Context per IP mode are as follows:

```
set_property synth_checkpoint_mode Hierarchical [get_files <name_of_bd>.bd]
generate_target all [get_files <name_of_bd>.bd]
```

**Note:** Concat, Slice and Constant IP blocks are always synthesized in the Global Synthesis mode. Accordingly, the Design Runs tab will not show a run for all these instances under the Out-of-Context Module runs tree.

You can enable or disable, and change the IP cache settings from the Settings > IP dialog box as shown in the following figure.




Figure 115: Setting IP Cache in the Project Setting Dialog Box



The Cache scope field is set to Local by default. This can be changed to Disabled or Remote as well, but it is strongly recommended that caching be turned on with either Local or Remote option for Out of context per IP synthesis mode.


Cache data can be cleared by clicking the Clear Cache button.

#### **Out-of-Context per Block Design**

Typically used with third-party synthesis tools, this option synthesizes the BD as an OOC module, and creates a design checkpoint for the entire BD. As can be seen from the figure below, the Sources window shows that a Design Checkpoint file (DCP) was created for the BD.

Notice that the BD is also marked with a filled square that indicates the BD is marked as OOC. The Design Runs window shows the OOC synthesis run for the BD.

Figure 116: Design Runs Window for Out-of-Context per Block Design Synthesis



If the BD is added as a synthesized netlist to other projects through the Add Sources wizard, the DCP file is added to the project. See this link in the Vivado Design Suite User Guide: System-Level Design Entry (UG895) for more information on adding BDs as design sources.

The Tcl commands used to generate output products with the Out-of-Context per Block Design mode are as follows:

```
set_property synth_checkpoint_mode Singular [get_files <name_of_bd>.bd]
generate_target all [get_files <name_of_bd>.bd]
```

#### **Examining Generated Output Products**

The BD source files can always be found in the ct\_name>/ct\_name>.srcs/
sources\_1/bd folder. However, the generated output products for a BD can be found in the
cproject\_name>/cproject\_name>.gen/sources\_1/bd folder.





Inside the .gen folder is a separate directory for each BD. In the following figure,  $design_1$  is the only BD.

base\_mb\_kcu105
base\_mb\_kcu105.cache
base\_mb\_kcu105.hw
base\_mb\_kcu105.ip\_user\_files
base\_mb\_kcu105.runs
base\_mb\_kcu105.sim
base\_mb\_kcu105.srcs

Figure 117: Locating Output Products for Block Designs

Under the <block\_design\_name> folder, several sub-folders are located as shown in the following figure.

sources\_1 bd




Figure 118: Sub-Folders of a Block Design

- hdl: Contains the top level netlist of the BD as well as the Vivado managed wrapper file for the BD.
- hw\_handoff: Contains intermediate files needed for hardware handoff to Vitis.



- ip: Contains several sub-folders, one per IP inside the BD. These IP folders may contain several sub-folders which may vary depending on the IP. Typically all the non-source output product files delivered for the IP can be found in these sub-directories.
- ipshared: Contains files that are common between various IP. IP can have several sub-cores within them. Files shared by these sub-cores can be found in the ipshared folder.
- ui: This folder contains the \*.ui file which has the graphical information such as coordinates of different blocks on the canvas, comments, colors and layer information.

Additionally, when the Vivado IDE generates output products for the BD it also creates a folder called <project\_name>/<project\_name>.ip\_user\_files, as shown in the following figure. Inside of the <project\_name>.ip\_user\_files folder there are a number of folders depending on the contents of your project (IP, BDs, and so forth).

Figure 119: Sub-Folders Under the ip\_user\_files Folder



The following is a brief description of the directories that could be present in the files folder:

- bd: Contains a sub-folder for each IP integrator BD in the project. These sub-folders will have support files for the various IP used in the BDs.
- ipstatic: Contains common IP static files from all IP/BDs in the project.
- mem\_init\_files: Is present if any IP deliver data files.
- sim\_scripts: By default, scripts for all supported simulators for the OS selected are created for each IP and for each BD present.

To manually export IP or BD files to the <code>ip\_user\_files</code> directory, you can use the <code>export\_ip\_user\_files</code> command at the Tcl Console. Whenever you reset and generate an IP or BD, this command runs automatically. For more information, see this link in the Vivado Design Suite User Guide: Designing with IP (UG896).



When the Output Products for a BD are generated, several status messages are flagged on the Tcl Console as shown below.

```
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP
design_1_microblaze_0_0, cache-ID = adlc1f104aa1beee; cache size = 8.220 MB.

catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP
design_1_dlmb_v10_0, cache-ID = ecf144ac474f353c; cache size = 8.220 MB.
```

The [IP\_Flow 19-4993] message informs the user of the cache-ID associated with the cell in the BD. The individual cache-ID folders can be found in the IP Cache location.





Figure 120: Cache-ID Directories

# Integrating the Block Design into a Top-Level Design

An IP integrator BD can be integrated into a higher-level design or it can be defined as the top-level of the design hierarchy. In either case, begin by generating an HDL wrapper for the BD. Right-click the BD in the Vivado IDE Sources window and select **Create HDL Wrapper**.




Figure 121: Create HDL Wrapper Command



This command generates a top-level HDL file with an instantiation template for the IP integrator BD.

The Create HDL Wrapper dialog box opens, as shown in the following figure.

Figure 122: Create HDL Wrapper Dialog Box



The Create HDL Wrapper options are as follows:

• Copy generated wrapper to allow user edits. When a BD is a subset of an overall design hierarchy, you must have the option to manually edit the wrapper file so you can then instantiate other design components within the wrapper file.



**IMPORTANT!** You must manually update this file, or regenerate it any time the I/O interface of the block design changes.

The copied wrapper file is written to the ct\_name>.srcs/sources\_1/
imports/hdl directory.

• Let Vivado tools manage wrapper and auto-update. Use this option if the BD is the top-level of the project, or if you will not be manually editing the wrapper file.



When the Vivado tools manage the wrapper file, the file is updated every time you generate output products. The wrapper file is located in the directory ct\_name.srcs/
sources\_1/bd/<bd\_name</pre>/hdl.

#### **Instantiating I/O Buffers**

When generating the wrapper, IP integrator looks for I/O interfaces that are made external in the BD. If the tool finds external I/O, it reviews the port maps of that interface. If the tool finds three ports matching the pattern <name>\_I, <name>\_O, and <name>\_T, then it instantiates an I/O buffer and connects the signals appropriately. If any of the three ports are not found, then an I/O buffer is not inserted.

Other conditions in which I/O buffers are not inserted include the following:

- If any of the <name>\_I, <name>\_O, and <name>\_T ports are manually connected by the user, either by making them external or by connecting it to another IP in the design.
- If the interface has the BUFFER\_TYPE parameter set to NONE.

To manually instantiate I/O buffers in the BD, you can use the Utility Buffer IP that is available in the Vivado IP catalog. This IP can be configured as different kinds of I/O buffers as shown below. See the *LogiCORE IP Utility Buffer Product Brief* (PB043) for more information.






Figure 123: Utility Buffer IP Configuration Dialog Box

## **Adding Existing Block Designs**

You can add an existing BD as a design source to a new project, either from an existing project or from a remote directory location.

Assuming that a BD was created using a project-based flow, and all the directory structure including and within the BD folder is available, the BD can be added to a new Vivado project.


The only limitation is that the target part or platform board for the current project must be the same as the original project in which the BD was created.




**IMPORTANT!** If the target devices of the projects are different, even within the same device family, the IP used in the block design will be locked, and the design must be re-generated. In that case the behavior of the new block design might not be the same as the original block design.



- To add a remote BD, select Flow Navigator → Project Manager → Add Sources.
   Alternatively, you can right-click in the Sources window, and select Add Sources.
- 2. In the Add Sources wizard, select **Add Existing Block Design Sources**, as shown in the following figure, and click **Next**.




- 3. In the Add Existing Block Design Sources page, click Add Files, or click the + icon.
- 4. In the Add Sources File window, navigate to the folder where the block design is located, select the BD (.bd) file, and click **OK**.



5. In the Add Existing Block Design Sources page, you can select **Copy sources into project** as needed for your current project.





You can reference the BD from its original location, or copy it into the local project directory.



**RECOMMENDED:** Managing the block design remotely is the recommended practice when working with revision control systems. See Revision Control for Block Designs.

However, if someone edits the remote BD, they could inadvertently change your referenced copy. To avoid that, you can select **Copy sources into project**, as seen above, so that you can change the BD when needed, but remote users will not be able to affect your design.

You can also set the BD as read-only to prevent modification. See Adding Read-Only Block Designs for more information.




**TIP:** When adding a block design from a remote location, ensure that the design is reserved for your project by copying the remote block design locally into the project.

6. Click **Finish** to close the Add Sources wizard and add the BD to your project.

In the Sources window, you can see the BD added under Design Sources, as shown in the following figure.





7. Double-click the BD to open it in the Vivado IP Integrator.



**TIP:** You might need to update the IP used in the block design, or validate the block design, generate a wrapper, and synthesize and implement the design. These topics were previously described in this document.

#### **Adding Read-Only Block Designs**

You can set the file permissions on existing BDs as read-only for use in other projects. This will prevent the BDs from being inadvertently modified.

If you have generated output products for the BD, you can change the file permissions on all files (using chmod 555 bd -R on Linux).

The BD, and all its output products, will be read-only. Synthesis, simulation, and implementation can be run using these files.



**TIP:** On Windows you can select the files, and change file properties to read-only.

However, if you have not generated output products for the block design (BD), you can still make the BD file read-only (using chmod 555 bd/design\_1/design\_1.bd in Linux). From this read-only you can still generate the output products needed for the design, but the BD itself cannot be changed. You can generate the output products for read-only BDs, if they have not been previously generated, provided the BD has been validated and saved.

Typically, for read-only BDs, either a user managed wrapper file or a Vivado managed wrapper file is already generated. That wrapper file should be added to the project along with the BD.



IMPORTANT! A wrapper file cannot be generated for a read-only block design.



## Adding and Associating an ELF File to an Embedded Design

In a microprocessor-based design such as a MicroBlaze design, an Executable and Linkable Format (ELF) file generated in the Vitis™ environment (or in other software development tool) can be imported and associated with a block design in the Vivado tool. A bitstream can then be generated for the design that includes the ELF contents for use on the target hardware. There are two ways in which you can add the ELF file to an embedded object.

## Adding ELF and Associating it With an Embedded Processor

To add an ELF to the project and associate it with an embedded processor, use the following steps:

1. In Flow Navigator → Project Manager, select Add Sources.

Add or create design sources is selected by default. This option lets you add an ELF file as a design and simulation source.




**TIP:** If you are adding an ELF file for simulation purposes only, select **Add or Create Simulation Sources**.

2. Click Next.

The Add or Create Design Sources page opens as shown in the following figure.






Click Add Files.

The Add Source Files dialog box opens, as shown in the following figure.

4. Navigate to the ELF file, select it, and click **OK**.



In the Add or Create Design Sources page, you see the ELF file added to the project.

- 5. Select **Copy sources into project** to copy the ELF file into the local project, or leave the option unchecked to work with the original ELF file.
- 6. Click Finish.






In the Sources window, you see the ELF file added under the ELF folder, as shown in the following figure.



After adding the ELF file to the project, you must associate the ELF file with the microprocessor in the design.


7. In the Sources window, right-click the block design, and select **Associate ELF Files**, as shown in the following figure.





The Associate ELF File dialog box opens as shown in the following figure.






8. To associate an ELF as a design source for including in the bitstream, or as a source for use during simulation, click the appropriate Browse button.

The Select ELF Files dialog box opens.

9. Highlight the ELF file that you added to the project earlier, as shown in the following figure.






**TIP:** You can also click **Add Files** on the Select ELF Files dialog box to navigate to and add ELF files to the design at this time. In this case, the ELF file is referenced from its original location, and you do not have the option to copy it to the local project as you do if you add it using the <code>Add Sources</code> command.

10. Ensure that the ELF file displays in the Associated ELF File column, as shown in the following figure, and click **OK**.



With the ELF file added to the project, the Vivado tools automatically merge the Block RAM memory information (MMI file) and the ELF file contents with the device bitstream (BIT) when generating the bitstream to program the device.






**TIP:** You can also merge the MMI, ELF, and BIT files after the bitstream has been generated by using the update\_mem utility. See this link in the Vivado Design Suite User Guide: Embedded Processor Hardware Design (UG898) for more information.

## Saving a Block Design with a New Name


You might want to save a block design with a new name to add into another project or to create another copy of an existing block design to be added to the same project.

- Select File → Save Block Design As.
- 2. Open the block design to save.
- 3. Decide where to save the block design. There are two options:
  - Create a copy of the block design and add it to the project sources. The default option for Directory is <Local to Project>.






With this option selected, the block design is added to the project sources. The source set option can be set to Design Sources or Simulation Sources.




• Save the block design to a remote location.






The Choose Location dialog box opens.



After you select the desired location, the Save Block Design as dialog box looks as follows:






Other options are exactly the same as saving the block design in the local project.

The Include Comments option preserves the comments in the original block design.

When the block design is saved locally, a copy of the block design appears in the sources directory as shown below.






Note: The block design is copied local to the project, as can be seen in the Properties window.

When the block design is saved in a remote location (outside of the project), the newly-saved block design is added to the current project. The block design sources are saved in the remote location, and then referred to from the remote location where the block design exists, as can be seen in the Properties window, shown in the following figure.






## **Comparing Two Block Designs**

The Compare Block Designs command enables you to compare two block designs (BD), and generates a report showing the differences between the two BDs (in a diff report). This feature is useful in revision control systems to quickly compare and determine what has changed between two block designs; for example, between a block design that is under source control and a block design that you have checked out. The compare operation generates either a text report or an HTML report. If you choose HTML format, the generated report opens in a web browser window.


To compare two block designs:

1. Select Reports → Compare Block Designs, as shown in the following figure.






The Compare Block Design dialog box opens.



- 2. In the First block design drop-down field, specify the name of the first block design to compare. This can be in the local project directory or in a location outside of the current project.
- 3. In the Second block design drop-down field, specify the second block design file. This can be in the local project directory or in a location outside of the current project.
- 4. In the Output file field, you can leave the default value, or browse to a folder, and specify a name for the diff file.
- 5. From the Format drop-down menu, select HTML or Text for output file format.
- 6. Click **OK** to generate the file.


If you selected HTML format, the generated HTML report file opens in the default web browser, as shown in the following figure.





**Note:** Microsoft Internet Explorer and Edge web browsers do not open the HTML report by default. After the HTML report file is generated, you can manually open the report file in these web browsers.

If you selected Text format, the generated text report file opens in the text editor, as shown in the following figure.




### **Navigating in the HTML Diff Report**

At the top of the HTML diff report, you will see menu items that enable you to navigate through the report.




Figure 124: Menu Items for the diff Report



- Click the # button to display line numbers in the report.
- Click Previous and Next to go to the previous or next difference in the report.
- The Show drop down list provides display customization options for you to select.

Figure 125: Show Button Options



• The Filter button drop down list provides content filtering options, such as Components, Connectivity, Parameters and/or Addressing. Click Advanced for additional filtering options.

Figure 126: Filter Button Options





Expand All Expand 

☐ Components

☐ Interface Nets
☐ Nets
☐ Interface Ports
☐ Ports
☐ Component Parameters
☐ Interface Port Parameters
☐ Interface Port Parameters
☐ HDL Attributes
☐ Addressing
☐ Advanced

Figure 127: Advanced Filter Button Options

The differences are presented in a "collapsed" view in the report.

- You can expand all the items by clicking Expand All.
- Likewise, clicking Collapse All collapses all the differences.
- To expand only the items that differ, click Expand Diffs.

#### Cross-Probing Differences in the Block Designs

From the HTML diff report, you can cross-probe a reported difference and display the block design difference in Vivado. In the HTML report, the differences appear as hyperlinks. Click a hyperlink to highlight the item showing the difference. As an example, the following report shows a collapsed view of the differences between two BDs.






Figure 128: Cross-probing

In the above report, two differences are highlighted. For design\_1.bd, under Components, you can see that a new component instance called xlconcat\_0 is found. Under Nets, xlconct\_0\_dout is found.

- Click xlconcat\_0 to highlight the xlconcat\_0 block on design\_1.
- Click xlconct\_0\_dout to highlight the xlconct\_0\_dout net on design\_1.

By expanding and then clicking on various differences in the report, you can see the differences between the two block designs being compared.

#### diffbd Command Line Utility

The standalone command called <code>diffbd</code> performs a non-graphical comparison of two block designs. This command returns a diff report for the two block designs specified. This command will return a zero if there are no functional differences between the BDs, and a one if there are differences. You can find out more information about this command by typing <code>diffbd</code> -h at the command line.

Block designs must be specified as BD objects, as returned by the <code>current\_bd\_design</code> or <code>get\_bd\_designs</code> command. The design objects can have the same name, but must be returned from different .bd files. An error is returned if the BD objects refer to the same design.

The differences reported include:



- Additions, or changes to the IP in use in the block diagram.
- Changes to design properties or parameters.
- Changes to the design hierarchy.
- Changes to connectivity.
- Changes to memory addressing.

## Packaging a Block Design

When you have created an IP integrator BD, implemented it, validated it, and tested it on the target hardware, and you are satisfied with the functionality of the BD, you can *package* the BD to create an IP that can be reused in another design.

For more information on packaging a BD for use in the Vivado IP catalog, see this link in the Vivado Design Suite User Guide: Creating and Packaging Custom IP (UG1118).





# Collaborative Design in IP Integrator

As the complexity of Xilinx<sup>®</sup> silicon products increases, designs that leverage these advanced features tend to be larger and more complex. Furthermore, with additional design capabilities in different domains there are often more team members involved in the design process. To increase the productivity in the design cycle, it becomes more important for the software design tools to incorporate capabilities that address collaborative design and shorten the design process as much as possible.

This chapter introduces a number of features in Vivado IP integrator that enable design teams to achieve the following goals in a meaningful way:

- Enhancing productivity by leveraging modular design with Block Design Containers.
- Facilitating efficient maintenance of design sources with Revision Control.
- Improving performance and interoperability with easier design iteration and reuse.

## **Modular Design with Block Design Containers**

IP integrator supports a modular and hierarchical system design approach by allowing designers to combine modular building blocks and effectively reuse them in building various solutions. These blocks can be viewed as the reusable component of a design library that make design teams more productive while collaborating on projects.



**IMPORTANT!** Please refer to Xilinx Answer Record AR#75853 for all Block Design Container (BDC) known issues and limitations in Vivado 2020.2

### **Introduction to Block Design Containers**

Block Design Container (BDC) expands the hierarchical blocks capability in Vivado IP Integrator. A hierarchical block creates a new level of hierarchy in a block design (BD) that can contain any number of user selected IP blocks. Block Design Container (BDC) feature turns a hierarchical block along with the content inside into a Block Design (BD) itself. The resulting BD is defined as a .bd design source and can also be used as part of another block design project.



This feature provides a number of useful benefits including:

- Partition of large block designs into BDC sub-blocks where each block design can be independently developed.
- Replication of BDC content on the canvas.
- Re-use of .bd design sources across different IP integrator projects.

## **Creating Block Design Containers**

### **Top Down Design Flow**

In this flow, a diagram for the top-level block design is created first. The designer or a team lead then creates proper hierarchies in the top-level block design to push a set of IP blocks into Block Design Containers as sub-blocks. Follow the steps below, in sequence, to create a Block Design Container in a diagram:

- 1. Create a level of hierarchy in the top-level block design before turning it into a Block Design Container. Create a hierarchical block in a diagram by selecting one or more IP blocks and then right-click to select **Create Hierarchy** as described in 'Creating Hierarchies' section in chapter 2.
- 2. Once a hierarchical block is created and the desired IP blocks are contained in it run Validate Design.
- 3. Once design validation is successful, right-click on the hierarchical block and select Create Block Design Container as shown in the following figure.







Figure 129: Create Block Design Container

- 4. Specify a name for the Block Design Container.
- 5. The IP integrator then creates a new Block Design Container (BDC) for that level of hierarchy containing the selected blocks. Note the following:
  - The BDC name specified in the previous step will be assigned to the .bd source file of the BDC. For example, in the following image BDC\_0 is the specified name for the BDC and therefore BDC\_0.bd is the assigned name for the created .bd source file.

Figure 130: Block Design Container



• The BDC .bd source file gets added to the project sources as shown in the image below.



Figure 131: BDC in Sources Window

#### **Bottom Up Design Flow**

In this flow, sub-block designs have been created separately and the user needs to instantiate these sub-blocks as BDCs within the top-level block design. The designer or a team lead can integrate all of them by following the steps below:

- 1. Add the sources of the existing sub-blocks to the top-level BD project as explained in the **Adding Existing Block Designs** section in chapter 4.
- 2. Drag the added BDs from the Sources window onto the top-level BD diagram. Alternatively, user can right-click on the top-level BD diagram and select 'Add Module'.

## **Working with Block Design Containers**

## Viewing the Content of Block Design Containers Within Top-Level BD

The content of the sub-block design hierarchy is directly visible from the diagram of the top block design. User can open and view the configuration GUI of any IP within the sub-block design in read-only mode. However, it is not allowed to change the sub-block design content from the top-level BD.

#### **Applying Changes to Block Design Containers**

Once a BDC is added to or created within a top-level block design diagram, BDC cannot be directly edited from the diagram of the top-level block design. All further changes to the content of a block design container must happen within the source block design of that BDC. The user has to open up the .bd source of BDC, make changes (such as adding or removing IP blocks), validate the design, and save the source block design.



#### Syncing Changes Between BDCs and Top-Level BD

Once a BDC is added to or created within a top-level block design diagram, the tool automatically detects when a change is saved to the source block design of BDCs. A "Refresh Changed Modules" banner pops up in the top-level block design as shown below. The user is then allowed to sync the changes made to the BDC to top-level block design.


Figure 132: Changed Module Banner

Module references are out-of-date. Refresh Changed Modules

#### Addressing of BDCs Within Top-Level BD

Any changes in addressing of the source block design of a BDC will not be reflected in the top-level block design. Since the sub-block design has adapted to the addressing specifications of the top-level block design, the local addressing of the source BD is lost to top-level block design.

All addressing of a BDC sub-block must happen from the top-level block design. The 'Address Editor' of top block design as shown below provides all addressing information for IPs present in the sub-block designs. It also allows the user to view and change addresses of sub-block designs.



#### In Addition:

- User can map Masters inside the sub-block design to Slaves in the top-level block design or vice-versa.
- User can modify the addressing of the sub-block design to fit into the apertures of the top block design.
- Multiple instantiations of the same source block design can have different set of addresses for their Masters and Slaves.



#### **Configuring Block Design Containers from Top BD**

User can access a few settings of a BDC by opening up its 'Re-customize IP' dialog box. This can be done by double-clicking the BDC in the top-level block design diagram, or right-click the desired BDC and use the 'Customize Block' command. The BDC options are shown in the following figure.




Figure 133: BDC Re-customization GUI



#### Freeze the boundary of the BDC

This option prevents changes that modify the boundary of a BDC. The boundary includes BDC ports, interfaces, port maps, port widths, and parameters. With this option selected, nothing on the BDC boundary will change. All interfaces will have the port maps preserved, port widths will not change, and no parameters (with the exception of clk\_domain property) will propagate from the top-level block design to the BDC and vice versa.

#### Specify BDC variants for synthesis and/or simulation

User can specify different sources for a Block Design Container. Different sources can be viewed as variants of a BDC. Variants of a BDC can differ in the IP blocks within the same defined boundary of the BDC. Once a variant source block design is added, user can select the active variant among these sources for the top-level BD. This action will update the BDC in real-time to show the contents of the new active variant. In addition, user can specify different sources used for BDC synthesis and simulation.

#### **DFX Flow**

To access this feature, please contact your Xilinx FAE support team.

## Parameter Propagation of Block Design Containers from Top BD

Sub-block design level parameters cannot be configured in the top-level block design. However, all parameters from the IPs in top-level block design automatically propagate to the connected IPs inside the sub-block design BDC. This also allows for multiple instantiations of the same source block design but with different set of parameters (properties) propagated to these instances.

## **Design Re-Use with Block Design Containers**

BDCs enable users to develop and reuse IP block designs independent of the rest of the design in a modular and hierarchical design flow. These IP block designs can be reused as (.bd) sources within the same project or other designs. Design team members iterate on BD projects of specific sections of a design to achieve design goals, and reuse the results.



#### Single vs Multiple Project(s)

Both a top-down and bottom up design flow can be used by the teams for design reuse. In a top-down flow, a top-level BD can be built and verified with details about the external interfaces and specific functional blocks. This top-level BD can then be reused for design team member projects to develop their BDC portion. This can be done as part of a single project copied for all team members or multiple projects targeting the same device.

In a bottom-up design reuse flow, separate projects by team members can focus on developing the BD for the assigned design partitions to be reused as BDCs in a top-level BD or within another project all together at a later time.

#### Replication of Sub-Blocks within a BD

With BDCs, different section of a design can also be replicated multiple times in the context of a top-level block diagram. This feature allows you to create the block design with the required IP once, and use the same BD in several different contexts.

## **Revision Control for Block Designs**

Revision control systems can manage the various source files associated with Vivado IP integrator BDs, in both project and non-project modes. As BDs are developed and become more complex it is essential to keep track of the different iterations of the design and to facilitate project management and collaboration in a team-design environment. IP integrator goal is to assist users in checking in the minimal number of files to recreate their project.


#### **IP and IP Integrator Directory Structure**

The new directory structure in IP integrator generates the output products for all IP blocks in a BD into a separate ct\_name. gen directory. This separates generated output products from the current sources that reside in ct\_name. srcs directory.

The picture below shows the new directory structure in IP integrator for an example project before and after generating the design.



Figure 134: Directory Structure for Project IP and BD Files Before (Left) and After (Right) Generate Design



New <project\_name>. gen directory contains all sub-core IP and scoped BD files. Generated output product are all in <project\_name>. gen directory after generate block design step. IP and BD source files remain in <project\_name>. srcs directory before and after generate block design step at all time.

This directory structure provides the following benefits:

- Minimizes number of checked in files required to re-create the project for most revision control use cases.
- Provides a cleaner directory structure to differentiate between BD and IP sources and output products.

In addition, it is not required to check in the output products for many revision control scenarios.



#### **Revision Control Methodology**

It is best for users to manually recreating the project (by using write\_project\_tcl command) in the latest release to move to the new directory structure.

To better understand the differences between BDs users can use the diffbd command line utility in Vivado to get a comparison of two BDs in a text report. For more information, look at Cross-Probing Differences in the Block Designs section in chapter 4.

Once the framework is in place use the following general guidelines:

- Use scripted flows for revision control.
- Keep source files external to the projec in a repository that is under revision control.
- Create a Tcl script to recreate the project and keep the script under revision control.

See this link in the Vivado Design Suite User Guide: Design Flows Overview (UG892) for more information on using the Vivado Design Suite with revision control software.





## **Cross Probing Timing Paths**

Often times there is a need to probe a timing issue after implementation, to a source block in IP Integrator design. This can be useful when a user is not intimately aware of a design inherited from another team member. To isolate a timing path to a particular block, the user can open up the implemented design and click on the link to point to the source block of the timing issue in question on the block design canvas. As an example, in the following implemented design, there is a methodology warning on an IP block.

Figure 135: Methodology Warning



#### The message here says:

CLKC #1 The MMCME3 cell config\_mb\_i/axi\_ethernet\_0/inst/pcs\_pma/inst/core\_clocking\_i/mmcme3\_adv\_inst has COMPENSATION value ZHOLD, but CLKOUT2 output drives sequential IO cells. In order to achieve insertion delay and phase-alignment for the IO sequential cells, CLKOUT0 must be used.

As you can see in the message the path cell <code>config\_mb\_i/axi\_ethernet\_0/inst/pcs\_pma/inst/core\_clocking\_i/mmcme3\_adv\_inst</code> has a link. Clicking this link will take you to the block design canvas and highlight the block design cell related to this timing message.

To see the cell in question on the block design canvas, click **IP INTEGRATOR** in **Flow Navigator** to switch view to the Block Design Canvas.



axi\_ethernet\_0\_fifo AXI\_STR\_TXD + AXI\_STR\_TXC + + AXI\_STR\_RXD interrupt s\_axi\_aclk mm2s\_prmry\_reset\_out\_n axi\_ethernet\_0 s\_axi\_aresetn mm2s\_cntrl\_reset\_out\_n s2mm\_prmry\_reset\_out\_n m\_axis\_rxs + AXI-Stream FIFO mdio + mdio\_mdc + s\_axis\_txc sgmii\_lvds s\_axi\_lite\_resetn xlconstant\_0 axi\_lite\_clk clk125\_out clk625\_out dout[0:0] axi\_txd\_arstn clk312\_out axi\_txc\_arstn rst\_125\_out Constant axi\_rxd\_arstn ignal\_detect rst\_ddr4\_0\_300M phy\_rst\_n[0:0] phy\_reset\_out[0:0] slowest\_sync\_clk mb reset AXI 1G/2.5G Ethernet Subsystem bus\_struct\_reset[0:0] = ext\_reset\_in peripheral\_reset[0:0] = aux\_reset\_in mb\_debug\_sys\_rst interconnect\_aresetn[0:0] dcm\_locked peripheral\_aresetn[0:0] axi\_uartlite\_0 Processor System Reset + S AXI UART + rs232\_uart s\_axi\_aclk axi\_smc interrupt s axi aresetn + S00 AXI **AXI** Uartlite

Figure 136: Highlighted Cell in the Message on the Block Design Canvas

Once the offending cell or IP block has been identified, the user can then look at the source code or the constraints file to identify the issue in hand.





# Propagating Parameters in IP Integrator

Parameter propagation is one of the most powerful features available in IP integrator. The feature enables an IP to auto-update its parameterization based on how it is connected in the design. IP can be packaged with specific propagation rules, and IP integrator will run these rules as the diagram is generated.

For example, in the following figure, IPO has a 64-bit wide data bus. IP1 is then added and connected, as is IP2.

User specifies Width = 32 Input width = 64 Is updated to propagated value Input width = 64 Input width = 64

Figure 137: Parameter Propagation Concept

In this case, IP2 has a default data bus width of 32 bits.

When you run the parameter propagation rules, you are alerted to the fact that IP2 has a different bus width. Assuming that the data bus width of IP2 can be changed through a change of parameter, IP integrator can automatically update IP2.

If the IP cannot be updated to match properties based on its connection, an error displays, alerting you of potential issues in the design. This simple example demonstrates the power of parameter propagation. The types of errors that can be corrected or identified by parameter propagation are often errors not found until simulation.



# **Using Bus Interfaces**

A bus interface is a grouping of signals that share a common function. An AXI4-Lite master, for example, contains a large number of individual signals plus multiple buses, which are all required to make a connection.

One of the important features of IP integrator is the ability to connect a logical group of bus interfaces from one IP to another, or from the IP to the boundary of the IP integrator design or even the FPGA I/O boundary. Without the signals being packaged as a bus interface, the symbol for the IP shows an extremely long and unusable list of low-level ports, which are difficult to connect one-by-one.

A list of signals can be grouped in IP-XACT using the concept of a bus interface with its constituent port map that maps the physical port (available on the RTL or the netlist of the IP) to a logical port as defined in the IP-XACT abstraction definition file for that interface type.

Xilinx® provides many interface definitions, including standardized AXI protocols and other industry standard signaling; however, some legacy or custom implementations have unique IP signaling protocols. You can define your own interface and capture the expected set of signals, and ensure that those signals exist between IP. For more information, see this link in Vivado Design Suite User Guide: Creating and Packaging Custom IP (UG1118).

### **Common Internal Bus Interfaces**

Some common examples of bus interfaces are buses that conform to the AXI specification such as AXI4, AXI4-Lite and AXI4-Stream. The AXIMM interface includes all three subsets (AXI4, AXI3, and AXI4-Lite). Other interfaces include block RAM.

### I/O Bus Interfaces

Some bus interfaces that group a set of signals going to I/O ports are called I/O interfaces. Examples include: UART, I2C, SPI, Ethernet,  $PCI^{IM}$ , and DDR.

### **Special Signals**

Special signals include:

- Clock
- Reset
- Interrupt
- Clock Enable
- Data (for traditional arithmetic IP which do not have any AXI interface, for example adders, subtractors, and multipliers)



These special signals are described in the following sections.

### Clock

The clock interface can have the following parameters associated with them. These parameters are used in the design generation process and are necessary when the IP is used with other IP in the design.

• ASSOCIATED\_BUSIF: The list contains the names of all bus interfaces which run at this clock frequency. This parameter takes a colon-separated list (:) of strings as its value.

If there are no interface signals at the boundary that run at this clock rate, this field is left blank.




Figure 138: ASSOCIATED\_BUSIF

The figure shows the ASSOCIATED\_BUSIF parameter of the selected clock interface port lists the master interfaces (MOO\_AXI and MO1\_AXI) and slave interfaces (SOO\_AXI and SO1\_AXI) separated by colons.

If one of the interfaces, such as MOO\_AXI, does not run at this clock frequency, leave the interface out of the ASSOCIATED\_BUSIF parameter for the clock.

- ASSOCIATED\_RESET: The list contains names of reset ports (not names of reset container interfaces) as its value. This parameter takes a colon-separated (:) list of strings as its value. If there are no resets in the design, this field is left blank.
- ASSOCIATED\_CLKEN: The list contains names of clock enable ports (not names of container interfaces) as its value. This parameter takes a colon-separated (:) list of strings as its value. If there are no clock enable signals in the design, this field is left blank.



- FREQ\_HZ: This parameter captures the frequency in hertz at which the clock is running in positive integer format. This parameter needs to be specified for all output clocks only.
- PHASE: This parameter captures the phase at which the clock is running. The default value is 0. Valid values are 0 to 360. If you cannot specify the PHASE in a fixed manner, then you must update it in bd.tcl, similar to updating FREQ\_HZ.
- CLK\_DOMAIN: This parameter is a string ID. By default, IP integrator assumes that all output clocks are independent and assigns a unique ID to all clock outputs across the block design.
   This is automatically assigned by IP integrator, or managed by IP if there are multiple output clocks of the same domain.

To see the properties on the clock net, select the source clock port or pin and analyze the properties on the object. The following figure shows the Clocking Wizard and the clock properties on the selected pin.




Figure 139: Clock Properties

You can also double-click a port or pin to see the customization dialog box for the selected object.

### Reset

This container bus interface includes the POLARITY parameter. Valid values for this parameter are ACTIVE\_HIGH or ACTIVE\_LOW. The default is ACTIVE\_LOW.

To see the properties on the reset net, select the reset port or pin and analyze the properties on the object, as shown in the following figure.



S00\_AXI S01 AXI proc sys reset 0 slowest\_sync\_clk mb\_reset ext\_reset\_in bus\_struct\_reset[0:0] clk wiz 0 aux\_reset\_in peripheral\_reset[0:0] mb\_debug\_sys\_rst interconnect\_aresetn[0:0] + CLK\_IN1\_D sys\_diff\_clock clk\_out1 dcm\_locked peripheral\_aresetn[0:0] reset reset locked Processor System Reset Clocking Wizard

Figure 140: Reset Signal

The following figure shows the Properties window.




Figure 141: Reset Properties Window

### Interrupt

This bus interface includes the parameter, SENSITIVITY: Valid values for this parameter are LEVEL\_HIGH, LEVEL\_LOW, EDGE\_RISING, and EDGE\_FALLING. The default is LEVEL\_HIGH.

To see the properties on the interrupt pin, highlight the pin, and look at the properties window, as shown in the following figure.






Figure 142: Interrupt Properties: Block Diagram and Properties Window

### **Clock Enable**

There are two parameters associated with Clock Enable: FREQ\_HZ and PHASE.

# **Parameter Propagation**

In IP integrator, parameter propagation takes place when you choose to run Validate Design. You can do this in one of the following ways:

- Click Validate Design in the Vivado® IDE toolbar.
- Click Validate Design button in the design canvas toolbar, or press F6.
- Select Tools > Validate Design from the Vivado menu.
- Use the Tcl command: validate\_bd\_design at the Tcl Console.

Parameter propagation synchronizes the configuration of an IP instance with that of other instances to which it is connected. The synchronization of configuration happens at bus interface parameters.



The parameter propagation in the IP integrator works primarily on the concept of assignment strength for an interface parameter. An interface parameter can have a strength of USER, CONSTANT, PROPAGATED, or DEFAULT. When the tool compares parameters across a connection, it always copies a parameter with higher strength to a parameter with lower strength.

## **Parameters in the Customization GUI**

In the Non-Project Mode, you must configure all user parameters of an IP. In the context of IP integrator, any user parameters that are auto-updated by parameter propagation are grayed out in the IP customization dialog box. A grayed-out parameter indicates that you cannot set the specific-user parameters directly on the IP; instead, the property values are auto-computed by the tool.

There are situations when the auto-computed values might not be optimal. In those circumstances, you may override these propagated values.

The cases in which you encounter parameter propagation are, as follows:

Auto-computed parameters: Parameters are auto-computed by the IP integrator and you
cannot override them. For example, the Ext Reset Logic Level parameter in the following figure
is gray to indicate you cannot change this parameter.

The following figure shows the Re-customize IP pane of the Processor System Reset.






Figure 143: Auto-Computed Parameter

Override-able parameters: Auto-computed parameters that you can override. For example,
you can change the SLMB Address Decode Mask for the LMB BRAM Controller. When you
hover the mouse on top of the slider button, it informs you that the parameter is controlled by
the system; but, you can change it by toggling the button from Auto to Manual. The following
figure shows these settings.






Figure 144: Parameter to Override

• User configurable parameters: User configurable only. The following figure shows such parameters outlined in red.




Figure 145: User-Configurable Parameter

• Constants: Parameters that cannot be set.





# Debugging IP Integrator Designs

In-system debugging lets you debug your design in real-time on your target hardware. This is an essential step in design completion. Invariably, one comes across a situation which is extremely hard to replicate in a simulator. Therefore, there is a need to debug the problem in the FPGA. In this step, you place an instrument into your design with special debugging hardware to provide you with the ability to observe and control the design. After the debugging process is complete, you can remove the instrumentation or special hardware to increase performance and reduce logic.

The Vivado<sup>®</sup> IP integrator provides ways to instrument your design for debugging which is explained in the following sections:

- Using the HDL Instantiation Flow in IP Integrator
- Using the Netlist Insertion Flow

Choosing the best flow for debugging your block design depends on your preference and the types of nets and signals that you want to debug.

### As an example:

- If you are interested in performing hardware-software co-verification using the cross-trigger feature of a MicroBlaze or Zynq®-7000 processor, you can use the HDL Instantiation flow.
- If you are interested in verifying interface level connectivity, then you can use the HDL Instantiation flow.
- If you are interested in debugging the post implemented design, you can use the Netlist Insertion flow or the HDL Instantiation flow.

You can also use a combination of both flows to debug the block design and the top-level design.

**Note:** See the Vivado Design Suite QuickTake Video: AXI Interface Debug Using IP Integrator for information on debugging an AXI interface.



# Using the HDL Instantiation Flow in IP Integrator

For debugging the elements of a block design using the Vivado Hardware Manager, the IP integrator provides two distinct IP cores:

- Integrated Logic Analyzer (ILA): This is a legacy debug core for block designs, that is no longer recommended for use. The Integrated Logic Analyzer (ILA) debug core lets you perform insystem debugging of implemented block designs to monitor signals in the design, to trigger on hardware events, and to capture data at system speeds. Detailed documentation on the ILA debug core can be found in the Integrated Logic Analyzer LogiCORE IP Product Guide (PG172).
- System ILA: The System Integrated Logic Analyzer (System ILA) debug core is a logic analyzer
  that lets you monitor interfaces and signals in IP integrator block design, to trigger on
  interface and signal related hardware events, and to capture data at system speeds. The
  System ILA debug core offers AXI interface debug and monitoring capability along with AXI4MM and AXI4-Stream protocol checking.

The System ILA core is synchronous to the nets being monitored or debugged, so all design clock constraints applied to that particular clock domain are also applied to the components of the System ILA core. Detailed documentation on the System ILA core IP can be found in the System Integrated Logic Analyzer LogiCORE IP Product Guide (PG261).

**Note:** Existing block designs can continue to use the ILA debug core. However, new block designs should use the new System ILA debug core to take advantage of the advanced features and ease-of-use of this core.

## Using the System ILA IP to Debug a Block Design

The System ILA debug core in IP integrator allows you to perform in-system debugging of block design on a Xilinx<sup>®</sup> device. This feature should be used when there is a need to monitor interfaces and signals in the design.

The IP integrator debugging flow has four distinct phases:

- 1. Mark the interfaces or nets to be probed using the Debug option.
- 2. Use Designer Assistance to connect the interfaces and nets to the System ILA core.
- 3. Validate Design to ensure that design connectivity is correct.
- 4. Implement the design, and debug the design on hardware using the Vivado Hardware Manager.

Nets can be marked for debug in the block design by right-clicking on the net and selecting Debug from the context menu as shown in the following figure.



Interface Connection Properties... Highlight Unhighlight × Delete Сору Paste Q Search... Select All Add IP... Add Module... IP Settings...  $\leq$ Validate Design Debug

Figure 146: Mark Nets to Debug from Context Menu

The nets that are marked for debug show a small bug icon placed on top of the net in the block design.





Figure 147: Bug Icons on Nets to be Debugged

Note that the Run Connection Automation link is active in the block design canvas banner.




Figure 148: Run Connection Automation to Connect Nets to be Debugged to System ILA



Clicking the Run Connection Automation link displays the Run Connection Automation dialog box, a provides the Run Connection Automation options shown in the following figure.

Figure 149: Selecting Data and/or Trigger Option for Interface Signals





Because the net being debugged in this case is an AXI Interface, interface pins such as Read/ Write address and data pins are presented for setting Data and/or Trigger options. Similar options to set Data/Trigger options are presented when you mark a non-interface net is for debug and click the Run Connection Automation link.




Figure 150: Setting System ILA Options

As shown, the System ILA option provides the user with two separate options:

- Auto: Lets the tool determine whether a new System ILA debug core should be used, or if the selected signals can be connected to an existing System ILA.
- New: Specifically connects the selected debug signals to a new System ILA IP core. In some cases this may be desired to keep certain signals connected to a particular ILA.

When no System ILA are present in the block design, choosing either option will instantiate a new debug core. The clock domain of the net being debugged is determined by the tool and is connected to the clk pin of the System ILA IP. If nets to be debugged are in different clock domains, separate System ILA debug cores are instantiated as it can only be connected to one clock source.

The Run Connection Automation dialog box also provides you with the option to connect the interface to an AXI Memory Mapped Protocol Checker, as shown in the following figure. The AXI Protocol Checker monitors AXI interfaces. When attached to an interface, it actively checks for protocol violations and provides an indication of which violation occurred.





**TIP:** Additional details of debugging AXI interfaces in the Vivado Hardware Manager are described at this link in the Vivado Design Suite User Guide: Programming and Debugging (UG908).




Figure 151: Setting System ILA Options

When you click OK on the Run Connection Automation dialog box you see messages such as the following, indicating what action was taken by the tool:

```
Debug Automation: Instantiating new System ILA block '/system_ila_0' with mode INTERFACE, 1 slot interface pins and 0 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.

Debug Automation: Connecting source clock pin /clk_wiz_1/clk_out1 to the following sink clock pins /system_ila/clk

Debug Automation: Connecting source reset pin /rst_clk_wiz_1_100M/ peripheral_aresetn to the following sink reset pins:/system_ila_0/resetn

Debug Automation: Connecting interface connection / microblaze_0_axi_periph_MO1_AXI, to System ILA slot interface pin / system_ila_0/SLOT_0_AXI for debug.
```

After a net has been marked for debug, you can remove the DEBUG attribute by right-clicking the net and selecting Clear Debug from the context menu, shown in the following figure. This automatically removes the connection of the selected net to the System ILA, and reconfigures the IP as needed for the appropriate number of Interfaces/Probes.






Figure 152: Removing Debug Cores from the Block Design

### Manually Configuring the System ILA

The System ILA IP can also be manually configured to connect nets to debug to the core.



**TIP:** While you can manually configure the System ILA IP for the desired number of interfaces/probes and connect the nets to the pins of the ILA, this practice is not recommended.

Double-click the IP in the block design, or right-click the IP and use the Customize Block command, to re-customize the System ILA IP.

The Re-customize IP dialog box opens for the System ILA debug core as shown in the following figure. The IP Symbol and Resources tab of the System ILA dialog box shows the pins present on the System ILA IP, and the block RAM resources that are consumed by the System ILA debug core.






Figure 153: The System ILA Configuration Wizard

The Monitor Type of the IP can be configured as NATIVE for debugging standard signals connected to non-interface pins, INTERFACE for debugging nets connected to interface pins, or MIX for debugging both standard signals and interfaces.



Figure 154: The System ILA Configuration Wizard


When the Monitor Type selection is NATIVE or MIX, the Number of Probes field is provided to define the number of probes for the debug core, as shown.



These probes can be set to either the AUTO or MANUAL width propagation, which determines how the probe width is determined for a connected signal.

The AUTO mode automatically sets the probe width to the width of the connected signal. When the Native Probe width propagation is set to MANUAL, you must manually set the width of the probes by selecting the Probe Ports tab in the Re-customize IP dialog box and setting the width of the probes, as well as other parameters, as shown below.

Figure 155: Setting the System ILA Options in MANUAL Mode Propagation




When only interface signals are to be debugged by the System ILA, set the Monitor Type field to INTERFACE. When the Monitor Type selection is INTERFACE or MIX, the Number of Interface Slots field displays, which lets you define the number of interface signals to debug.



**TIP:** The System ILA core can be configured to select up to 1,024 probes, or 16 interface signals, or a mix of probes and interfaces.

Figure 156: Setting the System ILA Options When Monitor Type is Set to INTERFACE



Additionally, the Interface Options tab is added to the Re-customize IP dialog box to let you configure the interface slots as shown in the following figure. You can also set other parameters for debugging interfaces from the Interface Options tab. The options displayed can change based on the type of interface being debugged.



General Options Interface Options Configuration for Slot | SLOT0 Interface Type xilinx.com:interface:aximm rtl:1.0 Auto AXI-MM ID Width AUTO Auto AXI-MM Data Width AUTO Auto AXI-MM Address Width **AUTO** ✓ Enable AXI-MM/Stream Protocol Checker Monitor APC Status signals ✓ Enable Transaction Tracking Counters Number Of Outstanding Read Transactions Number Of Outstanding Write Transactions Data and/or Trigger configurion for AXI-MM Interface channel Read Data Write Address Configure AXI Read Address Channel signals as Data ✓ Configure AXI Read Address Channel signals as Trigger Read Address Channel arid, arvalid and arready signals are configured as Data & Trigger

Figure 157: Setting the System ILA Options Using the Interface Options Tab

When the Monitor Type field is set to MIX, both the Probe Options and the Interface Options tabs display, as shown.

## Validating the System ILA

After the nets have been marked and connected to the System ILA IP, you will need to validate the design. Validating the design ensures that all debug nets and their associated clocks are correctly connected to the System ILA.

The Validate Design command returns the following warning message:

WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug. Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager. For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.


This warning message can be safely ignored if you used Designer Assistance to connect all nets marked for debug to one or more System ILA cores. Any errors returned by Validate Design should be examined and resolved.

If you have marked nets for debug that are not connected to a System ILA, use the Netlist Insertion flow to connect those signals to an ILA debug core in the top-level design. See Using the Netlist Insertion Flow for more information.



You can easily see which nets are marked for debug, and which nets are connected to the System ILA debug core by using the Layers view to display the nets, as shown in the following figure. See Displaying Layers in the Block Design for more information.

Figure 158: Viewing Nets Marked for Debug and System ILA Connectivity Using Layers
View



After the block design is successfully validated, you can create the HDL wrapper, and take the top-level design through synthesis and implementation. See Integrating the Block Design into a Top-Level Design.



**TIP:** Additional details of debugging AXI interfaces in the Vivado Hardware Manager are described at this link in the Vivado Design Suite User Guide: Programming and Debugging (UG908).

## Using the ILA IP to Debug a Block Design



**IMPORTANT!** Existing block designs can continue to use the Integrated Logic Analyzer (ILA) debug core. However, new block designs should use the System ILA debug core as described at Using the System ILA IP to Debug a Block Design.

If an ILA debug core is found in the block design, you will see the following INFO message:


[xilinx.com:ip:ila:6.2 6] /ila\_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.

You can instantiate an Integrated Logic Analyzer (ILA) in the IP integrator design, and connect nets that you are interested in probing to the ILA.

Use the following steps to instantiate an ILA:


1. Right-click the block design canvas and select Add IP, as shown in the following figure.





2. In the IP catalog, type ILA in the search field, select and double-click the ILA core to instantiate it on the IP integrator canvas.


The following figure shows the ILA core instantiated on the IP integrator canvas.



3. Double-click the ILA core to reconfigure it.

The Re-Customize IP dialog box opens, as shown in the following figure.





The default option under the General Options tab shows AXI as the Monitor Type.

- If you are monitoring an entire AXI interface, keep the Monitor Type as AXI.
- If you are monitoring non-AXI interface signals, change the Monitor Type to Native.


You can change the Sample Data Depth and other fields as desired. For more information, see this link in the Vivado Design Suite User Guide: Programming and Debugging (UG908).



**CAUTION!** You can only monitor one AXI interface using an ILA. Do not change the value of the Number of Slots. If you need to debug more than one AXI interface, then instantiate more ILA cores as needed.

When you set the Monitor Type to Native, you can set the Number of Probes value, as shown in the following figure. Set this value to the number of signals you want to be monitored.







The Number of Probes is set to 2 in the General Options tab. You can see under the Probe\_Ports tab that two ports display. The width of these ports can be set to the desired value.

4. Assuming that you want to monitor a 32-bit bus, set the Probe Width for Probe 0 to 32.

After you configure the ILA, the changes are reflected on the IP integrator canvas as shown in the following figure.



5. After configuring the ILA, make the required connections to the pins of the ILA on the IP integrator canvas, as shown.





**CAUTION!** If a pin connected to an I/O port is to be debugged, use  $MARK\_DEBUG$  to mark the nets for debug. The following section describes this action.




6. Follow on to synthesize, implement, and generate bitstream.

Often, the I/O ports of a block design need to be probed for debugging. If the I/O ports of interest are bundled into interface ports then you must take care when connecting these interface ports or pins to the ILA or VIO debug core. You must pull the signals of interest out of the bundled interface port or pin. For more information, see Connecting Interface Signals.

As an example, consider the MicroBlaze processor design for the KC705 board, shown in the following figure. This design has a GPIO configured to use both the 8-bit LED interface and the 4-bit dip switches on the KC705 board.

Figure 159: Monitoring Interface Signals in a Block Design




To monitor these I/O interfaces, do the following:

1. Expand the GPIO interface pins so that you can see the individual signals that make up the interface pin.

As you can see in the following figure, the GPIO interface consists of an 8-bit output pin  $(gpio\_io\_o[7:0])$ , and the GPIO2 interface consists of a 4-bit input pin  $(gpio2\_io\_i[3:0])$ .


To monitor these pins using debug probes you need to make them external to the block design. In other words, you must tie the pins inside the interface pin to an external port.

2. Right-click the pin, and select **Make External**.



You can see in the following figure that the pins that make up the GPIO and GPIO2 interface pins have been tied to external ports in the block design. Next, you must connect these pins to an ILA debug core.







**CAUTION!** When you make the I/O pins of an interface external, by connecting the input or output pins to external ports, do not delete the connection between the top-level interface pin and the I/O port. As shown in the following figure, leave the existing top-level interface pin connected externally to the appropriate interface.

When connecting to individual signals or buses of an interface, you will see a warning as shown below:

WARNING: [BD 41-1306] The connection to interface pin /axi\_gpio\_0/gpio2\_io\_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2.

You must manually connect all of the pins of this individual signal or bus, as they will no longer be connected as part of the bundled interface.




**IMPORTANT!** This is an especially important concept when adding an ILA or VIO core to probe a signal. Often you will simply connect the ILA or VIO core to one pin of an interface, without realizing you have removed that signal from the bundled interface. The signal connection is broken unless you connect to other expanded interface pins as needed.

3. Use the Add IP command to instantiate an ILA core into the design, and configure it to support either Native or AXI mode.

**Note:** In this case you must configure the ILA to support Native mode because you are not monitoring an AXI interface.

- 4. Configure two probes on the ILA core:
  - One that is 8-bits wide to monitor the LED
  - One that is 4-bits wide to monitor the DIP Switches
- 5. Connect the ILA probes to the appropriate input/output pins, and connect the ILA clock to the same clock domain as that of the I/O pins, as shown in the following figure.





With the debug cores inserted into the block design, the generated output products will include the necessary logic and signal probes to debug the design in the Vivado hardware manager. For more information on working with the Vivado hardware manager, and programming and debugging devices, see this link in the Vivado Design Suite User Guide: Programming and Debugging (UG908).

### Creating a Block Design to Use the Board Flow

The real power of the board flow can be seen in the IP integrator.

From Flow Navigator → IP Integrator, click Create Block Design to start a new block design.

As the design canvas opens, you see a Board window, as shown in the following figure.




Figure 160: Board Window




This Board window lists all the possible components for an evaluation board (see the KC705 board above) and a FMC card (if selected). By selecting one of these components, an IP can be quickly instantiated on the block design canvas.

The first way of using the Board window is to select a component from the Board window and drag it onto the block design canvas. This instantiates an IP that can connect to that component and configures it appropriately for the interface in question. It then also connects the interface pin of the IP to an I/O port.

As an example, when you drag and drop the Linear Flash component under the External Memory folder, on the IP integrator canvas, the AXI EMC IP is instantiated and the interface called <code>linear\_flash</code> is connected, as shown in the following figure.

Figure 161: Dragging and Dropping an Interface on the Block Design Canvas



The second way to use an interface on the target board is to double-click the unconnected component in question from the Board window.

As an example, when you double-click the DDR3 SDRAM component in the Board window, the Connect Board Component dialog box opens, as shown in the following figure.



Connect Board Component

Select an IP block interface for connecting board component 'DDR3 SDRAM'.

Name

Create new IP

The Memory Interface Generator (MIG 7 Series) xilinx.com.ip:mig\_7series:4.0

mig\_ddr\_interface


OK Cancel

Figure 162: Connect Board Component Dialog Box

The mig\_ddr\_interface is selected by default. If there are multiple interfaces listed under the IP, select the interface desired. Select the mig\_ddr\_interface, and click OK.

Notice that the IP is placed on the Diagram canvas and connections are made to the interface using the I/O ports. As shown in the following figure, the IP is all configured accordingly to connect to that interface.

Figure 163: IP Instantiated, Configured, and Connected to Interfaces on the Diagram Canvas



As an interface is connected, that particular interface now shows up as a shaded circle in the Board window, as shown in the following figure.



Sources Design Signals Board Kintex-7 KC705 Evaluation Platform → Clock Sources (0 out of 1 connected) System differential clock Ethernet Configurations (0 out of 4 connected) Onboard PHY PHY using SFP PHY using SMA PHY using SMA in LVDS mode External Memory (2 out of 3 connected) Ø DDR3 SDRAM Linear flash O SPI flash General Purpose Input or Output (0 out of 6 connected) O DIP switches O FMC LEDs (fmc\_hpc\_connector) Ю LCD

Figure 164: Board Window After Connecting to an Interface

A component can also be connected using the Auto Connect command.

To do this, select and right-click the component and from the menu, as shown in the following figure, and click **Auto Connect**.




Figure 165: Auto Connect Command

Notice that the GPIO IP has been instantiated and the GPIO interface is connected to the preferred I/O port defined in the Board Interface file, as shown in the following figure.






Figure 166: Instantiating an IP Using Auto Connect

If another component such as DIP switches is selected, the board flow is aware enough to know that a GPIO already is instantiated in the design and it re-uses the second channel of the GPIO, shown in the following figure.





Figure 167: GPIO Auto Connection

The already instantiated GPIO is re-configured to use the second channel of the GPIO as shown in the following figure.



Figure 168: GPIO IP Configured to Use the Second Channel



If an external memory component such as the Linear Flash or the SPI Flash is chosen, then as one of them is used, the other component becomes unusable because only one of these interfaces can be used on the target board.


In this case, the following message pops-up when the user tries to drag the other interface such as the SPI Flash on the block design canvas.

Figure 169: Auto Connect Warning



If a component on the FMC card is selected, then that component would be connected using an appropriate IP.


Figure 170: Connecting to Components on FMC Card





As can be seen in the following figure, another GPIO has been instantiated that connects to the LEDs on the FMC card.

Figure 171: Connecting to Components on FMC Card




# **Using the Netlist Insertion Flow**

In this flow, you mark the nets in the block design for debug that you are interested in analyzing in the Vivado Hardware Manager. Marking nets for debug in the block design offers more control in terms of identifying debug signals during coding, and enabling/disabling debugging after the netlist has been generated.

## Marking Nets for Debug in the Block Design


- 1. To mark nets for debug, in the block design:
  - a. Highlight the net.
  - b. Right-click and select **Debug**, as shown in the following figure.





The nets that are marked for debug show a small bug icon placed on top of the net in the block design.

Also, a bug icon is placed on the nets to be debugged in the Design window, as shown in the following figure.




- 2. To mark multiple nets for debug at the same time:
  - a. Highlight the nets together.
  - b. Right-click, and select Mark Debug.

## **Generating Output Products**

You can Generate Output Products as follows:


1. In the Flow Navigator, click **Generate Block Design**.

Alternatively, you can highlight the block design in the sources window, right-click and select **Generate Output Products**, as shown in the following figure.



2. In the Generate Output Products dialog box, shown in the following figure, click **Generate**.





When you mark the nets for debug, the DEBUG and MARK\_DEBUG attributes are placed on the net, which can be seen in the generated top-level HDL file, shown in the following figure. This prevents the Vivado tools from optimizing and renaming the nets.

```
attribute DEBUG: string;
2960 attribute DEBUG of axi_gpio_0_GPIO_TRI_0: signal is "true";
2961 attribute MARK_DEBUG: boolean;
2962 attribute MARK_DEBUG of axi_gpio_0_GPIO_TRI_0: signal is std.standard.true;
```

## Synthesize the Design and Insert the ILA Core


The next step is to synthesize the top-level design. To do this:

- Select Flow Navigator → Synthesis, and click Run Synthesis.
   After synthesis finishes, the Synthesis Completed dialog box opens.
- 2. Select **Open Synthesized Design** to open the netlist design, and click **OK**.

The Schematic and the Debug window opens. If the Debug window at the bottom of the GUI is not open, you can always open that window by choosing Windows > Debug from the menu. The following figure shows the Debug window.

Send Feedback






You can see all the nets that were marked for debug in the Debug window under the folder Unassigned Debug Nets. These nets need to be connected to the probes of an Integrated Logic Analyzer (ILA). This is the step where you insert an ILA core and connect these unassigned nets to the probes of the ILA.


3. Click the Set up Debug button 🌋 in the Debug window toolbar.

Alternatively, you can also select **Tools** → **Set Up Debug**, shown in the following figure.




The Set Up Debug wizard opens, as shown in the following figure.





### 4. Click Next.

The Nets to Debug page opens, as shown in the following figure.





5. Select a subset (or all) of the nets to debug. Every signal must be associated with the same clock in an ILA. If the clock domain association cannot be found by the tool, manually associate those nets to a clock domain by selecting all the nets that have the Clock Domain column specified as undefined or partially defined.




**CAUTION!** You need to mark the entire interfaces that you are interested in debugging; however, if you are concerned with device resource usage, then the nets you do not need for debugging can be deleted while setting up the debug core.


6. To associate a clock domain to the signals that have an undefined or partially defined Clock Domain, select the nets, right-click, and choose **Select Clock Domain** as shown in the following figure.



**TIP:** One ILA is inferred per clock domain by the Set up Debug wizard.




7. In the Select Clock Domain dialog box, shown in the following figure, select the clock, and click **OK**.



- 8. In the Specify Nets to Debug dialog box, click **Next**.
- 9. In the ILA Core Options page, shown in the following figure, select the appropriate options for triggering and capturing data, and click **Next**.






The advanced triggering capabilities provide additional control over the triggering mechanism. Enabling advanced trigger mode enables a complete trigger state machine language that is configurable at run time.

There is a three-way branching per state and there are 16 states available as part of the state machine. Four counters and four programmable counters are available and viewable in the Analyzer as part of the advanced triggering.

In addition to the basic capture of data, capture control capabilities let you capture the data at the conditions where it matters. This ensures that unnecessary block RAM space is not wasted and provides a highly efficient solution.

10. In the Summary page, shown in the following figure, verify that all the information looks correct, and click **Finish**.






The Debug window looks like the following figure after the ILA core has been inserted.

Note: All the buses (and single-bit nets) have been assigned to different probes.

The probe information also shows how many signals are assigned to that particular probe.

For example, in the following figure, probe0 has 32 signals (the 32 bits of the microblaze\_1\_axi\_periph\_m02\_axi\_WDATA) assigned.




You are now ready to implement your design and generate a bitstream.

#### 11. Select Flow Navigator → Program and Debug, and click Generate Bitstream.

Because you made changes to the netlist (by inserting an ILA core), a dialog box, as shown in the following figure, displays asking if the design should be saved prior to generating bitstream.





You can choose to save the design at this point, which writes the appropriate constraints in an active constraints file (if one exists), or create a new constraints file.

The constraints file contains all the commands to insert the ILA core in the synthesized netlist as shown in the following figure.

The benefit of saving the project is that if the signals marked for debug remain the same in the original block design, then there is no need to insert the ILA core after synthesis manually as these constraints will take care of it. Therefore, subsequent iteration of design changes will not require a manual core insertion.

If you add more nets for debug (or unmark some nets from debug) then you must open the synthesized netlist and make appropriate changes using the Set up Debug wizard.

If you do not chose to save the project after core insertion, none of the constraints show up in the constraints file and you must insert the ILA core manually in the synthesized netlist in subsequent iterations of the design.

With the debug cores and signal probes inserted into the top-level design, you are ready to debug the design in the Vivado hardware manager. For more information on working with the Vivado hardware manager, and programming and debugging devices, see this link in the Vivado Design Suite User Guide: Programming and Debugging (UG908).



## **Removing Debug Logic after Debug**

You can remove debug logic in several different ways, depending on the chosen flow:

- If HDL instantiation was done with System ILA, then select and right-click the net marked for debug in the block design.
- Clear Debug option can be selected from the context menu. This removes the connection between the net marked for debug and the System ILA and also re-configures the ILA to debug only the other nets. If there are no nets to be debugged, then the System ILA is deleted.

In some cases, you might want to keep the debugging logic within the block design as it is, but, want to exclude the debugging logic from the generated HDL. To support this, block designs have an <code>EXCLUDE\_DEBUG\_LOGIC</code> property, which can be enabled in the Properties window or through the <code>set\_property</code> Tcl command, specified as follows:

```
set_property EXCLUDE_DEBUG_LOGIC 1 [get_files
C:/Temp/base_mb_kc705/base_mb_kc705.srcs/sources_1/bd/base_mb/base_mb.bd]
```

With the block design selected in the Sources window, check the EXCLUDE\_DEBUG\_LOGIC property in the Source File Properties window, as shown in the following figure.






Figure 172: Excluding Debug Logic from Generation

If netlist insertion flow was used to insert an ILA after synthesis, then you must remove the ILA manually. To do this, open the netlist after synthesis and in the Existing Debug Nets page of the Debug wizard, select Disconnect all nets and remove debug cores.





Figure 173: Removing Debug Cores in the Insertion Flow



### **Parameter Mismatch Example**

The following is an example of a parameter mismatch on the FREQ\_HZ property of a clock pin. In this example, the frequency does not match between the SO1\_AXI port and the S\_AXI interface of the AXI Interconnect. This error is revealed when the design is validated.

Figure 174: FREQ\_HZ Property Mismatch Between Port and Interface Pin



- The SO1\_AXI port has a frequency of 200 MHz as can be seen in the properties window.
- The SO1\_AXI interface of the AXI Interconnect is set to a frequency of 100 MHz.

You can fix this error by changing the frequency in the property, or by double-clicking the SO1\_AXI port and correcting the frequency in the Frequency field of the customization dialog box.

**External Interface Properties**  $\square \nearrow X$ Ö D S01 AXI Q 🛨 🛊 + - 0 A+ CONFIG ADDR WIDTH 32 0 ARUSER WIDTH AWUSER\_WIDTH 0 BUSER\_WIDTH 0 CLK\_DOMAIN DATA\_WIDTH 32 FREQ HZ 200000000 HAS BRESP HAS\_BURST 0 General Properties

Figure 175: Change Frequency Port in Properties Window

After you change the frequency, re-validate the design to ensure there are no errors.




# Using Tcl Scripts to Create Projects and Block Designs

Typically, you create a new design in a project-based flow in the Vivado<sup>®</sup> Integrated Design Environment (IDE). After you assemble the initial design, you might want to re-create the design using a scripted flow in the GUI or in batch mode. This chapter guides you through creating a scripted flow for block designs.

## Exporting a Block Design to a Tcl Script in the IDE


To convert a block design to a Tcl script in the IDE, do the following:

1. Create a project and a new block design in the Vivado IDE as described in Chapter 2: Creating a Block Design. When the block design is complete, your canvas contains a design like the example in the following figure.




2. With the block design open, select **File → Export → Export Block Design**, as shown in the following figure.





3. Specify the name and location of the Tcl file in the Export Block Design dialog box, shown in the following figure.



Alternatively, you can type the write\_bd\_tcl command in the Tcl Console:

```
write_bd_tcl <path to file>/<filename>.tcl
```

This creates a Tcl file that can be sourced to re-create the block design.



**CAUTION!** Only parameters changed by the user are written out in this Tcl file. The default parameters of a IP, as well as the tool changed parameters after parameter propagation, are not written out.

Block Design layout information is not written out by default. Instead, you can use an optional - include\_layout switch with the Tcl command to write out the layout information of blocks within a block design.

write\_bd\_tcl -include\_layout <path to file>/<filename>.tcl



This Tcl file has embedded information about the version of the Vivado tools in which it was created, and, consequently this design cannot be used across different releases of the Vivado Design Suite. The Tcl file also contains information about the IP present in the block design, their configuration, and the connectivity.



**CAUTION!** Use the script produced by  $write_bd_tc1$  in the release in which it was created only. The script is not intended for use in other versions of the Vivado Design Suite.

The write\_bd\_tcl command also provides with the ability to write out Tcl scripts for hierarchical blocks only. This could be useful in situations where a sub-block or hierarchy of a design needs to be reused in some other block design. As an example, looking at the following figure, you want to write out the Tcl script for generating the contents of the hierarchical block, hier\_mig.




Figure 176: Writing Out Tcl for a Hierarchy

This could be done by using the -hier\_blk switch with the write\_bd\_tcl Tcl command. For example:

```
write_bd_tcl -hier_blks [get_bd_cells /hier_mig] ./mig_hierarchy.tcl
```

The Tcl script generated from the command above can then be sourced in another block design to create the same hierarchy. In the Tcl Console, type:

source ./mig\_hierarchy.tcl



When this Tcl procedure executes you see the following at the end of the Tcl procedure (in the Tcl console):

Now, use the template suggested above in the Tcl Console:

```
create_hier_cell_hier_mig / my_new_hierarchy
```

And the new hierarchical block, called my\_new\_hierarchy, is created in the block design as shown in the following figure.




Figure 177: Exported Block Design

The Tcl script created using the write\_bd\_tcl command can then be sourced in a project to re-create the block design by typing source <path to file>/<filename>.tcl.

If custom IP are present in the block design, the Tcl script created using write\_bd\_tcl contains a pre-check to ensure that the IP repository containing the custom IP have been added to the project prior to creating the block design. If the custom IP repository is not added to the project, then the error message similar to the following will be seen when the Tcl file is sourced:

```
ERROR: [BD_TCL-115] The following IPs are not found in the IP Catalog:
    xilinx.com:user:config_mb:1.0

Resolution: Please add the repository containing the IP(s) to the project.
```

As per the error message, the IP repository should be added to the Project before sourcing this Tcl file. IP Repository can be added as described at this link in the Vivado Design Suite User Guide: Designing with IP (UG896).



## Saving Vivado Project Information in a Tcl File

To save overall project settings, select File  $\rightarrow$  Project  $\rightarrow$  Write Tcl.




Figure 178: Writing a Tcl File for the Project

In the Write Project to Tcl dialog box, shown in the following figure, specify the name and location of the Tcl file and select any other options.

Write Project to Tcl

Write a Tcl script which will recreate the current project using the specified options.

Output File c:/temp/my\_project\_1\_1.tcl

Options

Write all properties

Copy sources to new project

Recreate Block Designs using Tcl

Write object values

Ignore command errors

Suspend message limits during command execution

Figure 179: Write Project to Tcl Dialog Box with Tcl for Block Design




There are several options available in this dialog box. If the Copy sources to new project option and the Recreate Block Design using Tcl option are both checked, the Tcl script to create the project as well as the script to recreate the block design are all included in the script. The same can be done by using the write\_project\_tcl command in the Tcl Console, as follows:

```
write_project_tcl <path to file>/<filename>.tcl
```

You can also check the option Copy sources to new project without checking the Recreate Block Design using Tcl. In this case, the block design is imported from the original design and added to the project. In other words, the block design is copied from the original design and added to the sources of the project.

Figure 180: Write Project to Tcl Dialog Box with Options to Copy Block Design




The same can be done by using the write\_project\_tcl command in the Tcl Console, as follows:

```
write_project_tcl -use_bd_files <path to file>/<filename>.tcl
```

Finally, you can create the Tcl script for the project with both Copy sources to new project and Recreate Block Design using Tcl options unchecked. In this case, the project is created as specified; however, the block design sources are not copied into the project. The block design is rather a "remote" block design, meaning that it points to the block design in the original project.



Figure 181: Write Project to Tcl Dialog Box with Option to Use the "Remote" Block
Design



This can also be achieved by typing the following Tcl command in the Tcl Console:

write\_project\_tcl -no\_copy\_sources -use\_bd\_files <path to file>/
<filename>.tcl



# Using IP Integrator in Non-Project Mode

Non-Project Mode is for users who want to manage their own design data and manually track the design state. In this mode, Vivado® tools read the various source files and implement the design in-memory throughout the entire design flow. At any stage of the implementation process, you can generate a variety of reports to examine the state of your design.

When running in Non-Project Mode, it is also important to note that the Vivado tool does not enable project-based features such as: source file and design run management, out-of-context (OOC) synthesis, cross-probing back to source files, and design state reporting. Essentially, each time a source file is updated on the disk, you must know about it and reload the design. There are no default reports or intermediate files created within the non-project mode.

You need to have a script to control the creation of reports with Tcl commands. For details of working in non-project mode see this link in Vivado Design Suite User Guide: Design Flows Overview (UG892).

**Note:** If the block design is already generated with one of the out-of-context (OOC) option set, the block design can be added to the non-project flow. If the block design is not generated ahead of adding the block design to the project, you will get an error notifying that the block design must be generated prior to adding it to the non-project flow. If global synthesis option is used, then the block design can be generated within the non-project flow.

## Creating a Flow in Non-Project Mode

The recommended approach for running non-project mode is to launch the Vivado Design Suite in Tcl mode, or to create a Tcl script and run the tool in batch mode, using the following command:

```
% vivado -mode batch -source non_project_script.tcl
```

In non-project mode, set your project options as follows:

```
set_part <part_name>
set_property TARGET_LANGUAGE <VHDL/Verilog> [current_project]
set_property BOARD_PART <board_part_name> [current_project]
set_property DEFAULT_LIB work [current_project]
```



In non-project mode, there is no project file saved to disk. Instead, an in-memory Vivado project is created. The device/part/target-language of a block design is not stored as a part of the block design sources. The  $set_part$  command creates an in-memory project for a non-project based design, or assigns the part to the existing in-memory project.

After the in-memory project has been created, the source file (.bd) for the block design can be added to the design. This step assumes that the block design has already been created and will be reused in the non-project flow. For information on how to create a block design, see Chapter 2: Creating a Block Design and Chapter 9: Using Tcl Scripts to Create Projects and Block Designs.

Adding a block design to the in-memory project can be done in two different ways:

• First, assuming that there is an existing block design with the output products generated and intact, you can add the block design using the read\_bd Tcl command as follows:

```
read_bd <path to the bd file>
```

**Note:** If the block design is not generated then you will need to generate the output products for the block design by adding the following commands:

```
read_bd <path to the bd file>
set_property synth_checkpoint_mode None [get_files <path to the bd file>]
generate_target all [get_files <path to the bd file>]
```



**CAUTION!** The settings (board, part, and user repository) of the new design must match the settings of the original block design, or the IP in the block design will be locked.

After the block design is added successfully, you need to add your top-level RTL files and any top-level XDC constraints. You will also need to instantiate the block design into your top-level RTL.

```
read_verilog <top-level>.v
read_xdc <top-level>.xdc
```

• Second, you can use the block design as the top-level of the design by creating an HDL wrapper file for the block design using the following commands:

```
make_wrapper -files [get_files <path to bd>/<bd instance name>.bd] -top
read_vhdl <path to bd>/<bd instance name>_wrapper.vhd
update_compile_order -fileset sources_1
```

This creates a top-level HDL file and adds it to the source list. The top-level HDL wrapper around the block design is needed because a BD source cannot be synthesized directly.

For a MicroBlaze-based processor design, you need to add and associate an ELF with the MicroBlaze instance in the block design. This populates the block RAM initialization strings with the data from the ELF file. You can do this with the following commands:

```
add_files <file_name>.elf
set_property SCOPED_TO_CELLS {microblaze_0} [get_files <file_name>.elf]
set_property SCOPED_TO_REF {<bd_instance_name>} [get_files <file_name>.elf]
```





**TIP:** With the ELF file added to the project, and associated with the processor, the Vivado tools automatically merges the Block RAM memory information (MMI file) and the ELF file contents with the device bitstream (BIT) when generating the bitstream to program the device.

You can also merge the MMI, ELF, and BIT files after the bitstream has been generated by using the updatemem utility. See this link in the Vivado Design Suite User Guide: Embedded Processor Hardware Design (UG898) for more information.

If the design has multiple levels of hierarchy, you need to ensure that the correct hierarchy is provided. After this, go through the usual synthesis, place, and route steps to implement the design.

```
synth_design -top <top module name>
opt_design
place_design
route_design
write_bitstream <bitstream file name>
```

To export the implemented hardware system to the Vitis environment, use the following command:

```
write_hw_platform -fixed -force -file <path_to_xsa>/<xsa_name>.xsa
```

You can click the blue, underlined command links to see the write\_hw\_platform or write\_hwdef commands in the *Vivado Design Suite Tcl Command Reference Guide* (UG835) for more information on the Tcl commands.

### **Non-Project Script**

The following is a sample script for creating a block design in non-project mode.

```
#Set the target part, target language, and board part
set_part xc7k325tffg900-2
set_property target_language VHDL [current_project]
set_property board_part xilinx.com:kc705:part0:0.9 [current_project]
set_property default_lib work [current_project]
#Create block design using a tcl script
source create_bd.tcl
#Alternatively, you can read an existing block design
read_bd ./bd/mb_ex_1/mb_ex_1.bd
open_bd_design ./bd/mb_ex_1/mb_ex_1.bd
#If the block design is the top-level hierarchy, then create and add
wrapper file
make_wrapper -files [get_files ./bd/mb_ex_1/mb_ex_1.bd] -top
read_vhdl ./bd/mb_ex_1/hd1/mb_ex_1_wrapper.vhd
#Alternatively, you can read a top level RTL file
read_vhdl top.vhd
#Read constraints
read_xdc top.xdc
```



#If the block design does not have the output products generated, generate the output products needed for synthesis and implementation runs set\_property synth\_checkpoint\_mode None [get\_files ./bd/mb\_ex\_1/mb\_ex\_1.bd] generate\_target all [get\_files ./bd/mb\_ex\_1/mb\_ex\_1.bd]

#Run synthesis and implementation
synth\_design -top mb\_ex
opt\_design
place\_design
route\_design
write\_bitstream mb\_ex.bit

 $\label{thm:cont} \texttt{\#Export the implemented hardware system to the Vitis environment write\_hw\_platform -fixed -force -file ./mb\_ex.xsa}$ 





# Updating Designs for a New Release

As you upgrade your Vivado<sup>®</sup> Design Suite to the latest release, the recommended flow is to upgrade the block designs created in the Vivado<sup>®</sup> IP integrator as well.

- The IP version numbers can change from one release to another.
- When IP Integrator detects that the IP contained within a block design are older versions of the IP, it *locks* those IP in the block design.

If the intention is to keep older version of the block design (and the IP contained within it), then you do not need to do any operations such as modifying the block design on the canvas, validating it and/or resetting output products, and re-generating output products. In this case, the expectation is that you have all the design data from the previous release intact. You can use the block design from the previous release "as is" by synthesizing and implementing the design.

It is also possible to selectively upgrade only some of the IP inside the block design. Please see Selectively Upgrading IP in Block Designs.

The recommended practice is to upgrade the block design with the latest IP versions, make any necessary design changes, validate design and generate target.

You can update projects in two ways:

- Upgrading a Block Design in Project Mode
- Upgrading a Block Design in Non-Project Mode

This chapter describes both methods.

### **Upgrading a Block Design in Project Mode**

To upgrade a block design in project mode:


- 1. Launch the latest version of the Vivado Design Suite.
- 2. From the Vivado IDE, click **File → Project → Open**, and navigate to the design that was created from a previous version of Vivado tools.



The Older Project Version pop-up opens. Automatically upgrade to the current version is selected by default.


Although you can upgrade the design from a previous version by selecting the Automatically upgrade to the current version, it is highly recommended that you save your project with a different name before upgrading.

3. Select **Open project in read-only mode**, as shown in the following figure, and click **OK**.




The Project is Read-Only dialog box opens.

4. Select **Save Project As** as shown in the following figure.




5. When the Save Project As dialog box opens, as shown in the following figure, type the name of the project, and click **OK**.






The Project Upgraded dialog box opens, as shown in the following figure, informing you that the IP used in the design may have changed and therefore need to be updated.



6. Click Report IP Status.

Alternatively, from the menu, select Reports  $\rightarrow$  Report IP Status.


7. In the IP Status window, look at the different columns and familiarize yourself with the IP Status report. Expand the block design and look at the changes of IP cores in the block design.



The top of the IP Status window shows the summary of the design. It reports how many changes are needed to upgrade the design to the current version. The changes reported are Major Changes, Minor Changes, Revision Changes, and Other Changes. These changes are reported in the IP Status column as well.

- Major Changes: The IP has gone through a major version change; for example, from Version 2.0 to 3.0. This type of change is not automatically selected for upgrade. To select this for upgrade, uncheck the Upgrade column for the block design and then re-check it.
- **Minor Changes:** The IP has undergone a minor version change; for example, from version 3.0 to 3.1.
- **Revision Changes:** A revision change has been made to the IP; for example, the current version of the IP is 5.0, and the upgraded version is 5.0 (Rev. 1).
- 8. To see a description of the change, click **More info** in the Change Log column, shown in the following figure.





The Recommendation column also suggests that you need to understand what the changes are before selecting the IP for upgrade.

9. When you understand the changes and the potential impact on your design, click **Upgrade Selected**.

The Upgrade IP dialog box opens to confirm that you want to proceed with upgrade.

#### 10. Click **OK**.

When the upgrade process is complete, a Critical Messages dialog box may open, informing you about any critical issues to which you need to pay attention. Review any critical warnings and other messages that may be flagged as a part of the upgrade.

#### 11. Click **OK**.


12. If there are no Critical Warnings, the Upgrade IP dialog box informs you that the IP Upgrade completed successfully. Click **OK**.



### **Regenerating Output Products**

1. The Generate Output Product dialog box opens. You can skip generation at this time by clicking Skip or click Generate to generate the block design.





2. You can now synthesize, implement, and generate the bitstream for the design.

## Upgrading a Block Design in Non-Project Mode

You can open an existing project from a previous release using the non-project mode flow and upgrade the block design to the current release of Vivado. However, if out-of-context (OOC) mode is used for the block design, then the block design must be upgraded and generated in a global mode ahead of adding the block design to the non-project flow. Use the following script as a guideline to upgrade the IP in the block diagram (applicable only when the block design is synthesized with the Global synthesis option):

```
# Create a new project in memory
create_project -in_memory -part <partname>

# Open the block diagram
read_bd <path_to_bd>/<bd_name>.bd

# Make the block diagram current
current_bd_design <bd_name>.bd

# Upgrade IP
upgrade_bd_cells [get_bd_cells -hierarchical * ]

# Reset output products
reset_target {synthesis simulation implementation} [get_files
<path_to_bd>/<bd_name>.bd]
```



```
# Generate output products
generate_target {synthesis simulation implementation} [get_files
<path_to_bd>/<bd_name>.bd]

# Create HDL Wrapper (if needed)
make_wrapper -files [get_files <path to bd>/<bd_name>.bd] -top

# Overwrite any existing HDL wrapper from before
import_files -force -norecurse <path_to_project>/project_name/
project_name.srcs/sources_1/bd/bd_name/hdl/bd_name_wrapper.v
update_compile_order -fileset sources_1

# Continue through implementation
```

## **Selectively Upgrading IP in Block Designs**

Often times users want their IP that have been validated in the previous release to be not upgraded. It is possible to selectively upgrade some IP within a block design. However, there are some limitations to this flow that a user must understand. The process to selectively upgrade IP, the requirements, the consequences of doing so and the limitations to this flow are described in this section.

## Requirements of Selectively Upgrading IP in Block Designs


The main requirement of using this feature is that the block design must be fully generated in the previous release of Vivado. If the block design is not fully generated, then this feature cannot be used.

### Selectively Upgrading IP Flow in Project Mode

To upgrade a block design using the Selective IP upgrade feature in project mode:

- 1. Launch the latest version of the Vivado Design Suite.
- 2. From the Vivado IDE, click **File → Project → Open**, and navigate to the design that was created from a previous version of Vivado tools.
  - The Older Project Version pop-up opens. Automatically upgrade to the current version is selected by default.
  - Although you can upgrade the design from a previous version by selecting the Automatically upgrade to the current version, it is highly recommended that you save your project with a different name before upgrading. To do so:
- 3. Select Open project in read-only mode, as shown in the following figure, and click OK.






The Project is Read-Only dialog box opens.

4. Select **Save Project As** as shown in the following figure.




5. When the Save Project As dialog box opens, as shown in the following figure, type the name of the project, and click **OK**.



The Project Upgraded dialog box opens, as shown in the following figure, informing you that the IP used in the design could have changed and therefore need to be updated.







6. Click Report IP Status.

Alternatively, from the menu select **Reports**  $\rightarrow$  **Report IP Status**.

7. In the IP Status window, look at the different columns and familiarize yourself with the IP Status report. Expand the block design and look at the changes of IP cores in the block design.




8. All the IP in the block design are selected by default for upgrade. The IP that cannot be opted out from upgrade and must be upgraded are checked and disabled as shown.




9. Uncheck any IP that need not be upgraded.





- 10. Click Upgrade Selected.
- 11. The Upgrade IP dialog box opens to confirm that the checked IP in the IP Status window will be upgraded and provides a list of the unchecked IP that will not be upgraded.



#### 12. Click **OK**.

When the upgrade process is complete, a Critical Messages dialog box may open, informing you about any critical issues to which you need to pay attention. Review any critical warnings and other messages that may be flagged as a part of the upgrade.

- 13. Click **OK**.
- 14. If there are no Critical Warnings, the Upgrade IP dialog box informs you that the IP Upgrade completed successfully, click **OK**.






When the IP are upgraded or locked, a couple of things are worth noticing. As highlighted in the messages from the Tcl Console, the IP that have been opted out of upgrade will have a special property called LOCK\_UPGRADE set on them. The rest of the IP in the design are upgraded as in the normal flow.

```
set_property LOCK_UPGRADE 1 [get_bd_cells /axi_ethernet_0]
WARNING: [BD 41-2028] Locking axi_ethernet to version 7.1. If the latest
driver for the IP is not backwards compatible, software flow will assign
a generic driver or no driver for this IP
INFO: [Vivado 12-5777] IP Instance 'config_mb_axi_ethernet_0_0' cannot
be used in a module reference: The 'xilinx.com:ip:axi_ethernet:7.1' core
does not support module reference.
set_property LOCK_UPGRADE 1 [get_bd_cells /axi_ethernet_0_fifo]
WARNING: [BD 41-2028] Locking axi_fifo_mm_s to version 4.1. If the
latest driver for the IP is not backwards compatible, software flow will
assign a generic driver or no driver for this IP
INFO: [Vivado 12-5777] IP Instance 'config_mb_axi_ethernet_0_0' cannot
be used in a module reference: The 'xilinx.com:ip:axi_ethernet:7.1' core
does not support module reference.
upgrade_ip [get_ips {config_mb_axi_gpio_0_0 config_mb_axi_uartlite_0_0
config_mb_microblaze_0_axi_periph_0 config_mb_ddr4_0_0
config_mb_axi_gpio_1_0 config_mb_xlconstant_0_0 config_mb_microblaze_0_0
config_mb_axi_smc_0
config_mb_mdm_1_0}] -log ip_upgrade.log
Upgrading 'C:/bash/2018.1/selective_upgrade/project_4/project_4.srcs/
sources_1/bd/config_mb/c
onfig_mb.bd'
WARNING: [Vivado 12-3647] The given sub-design is not contained in the
block fileset 'config_mb_axi_gpio_0_0'. Sub-design: Regenerating Output
```

The property LOCK\_UPGRADE can also be seen by selecting the cell in the block design canvas and then looking at the Properties window.



This property can be toggled through the Properties window as well. When you toggle this property through the Properties window, the banner in the block design canvas prompts you to upgrade the design.









Clicking on Show IP Status link will bring the IP Status window view. Click **Rerun** to refresh the status of IP in the IP Status window.



The refreshed IP Status window shows that because you chose to toggle the LOCK\_UPGRADE property in the Properties window for the axi\_ethernet\_O\_fifo IP, that IP needs to be upgraded. The IP is checked for upgrade as shown below. Update the IP by clicking the Upgrade Selected button.



15. The Generate Output Product dialog box opens. You can skip generation at this time by clicking **Skip** or click **Generate** to generate the block design.





16. You can now synthesize, implement, and generate the bitstream for the design.

## Limitations of Selectively Upgrading IP in Block Designs


The following are the limitations of this feature:

- The following IP are not supported in this feature. If these IP are used in a block design, they must be upgraded when migrating from an older release of Vivado.
  - 。 Zynq
  - Zyng UltraScale+ MPSoC
  - AXI Interconnect
  - AXI SmartConnect
  - AXI4-Stream Interconnect
  - Block Memory Generator
  - Debug Bridge
  - GMII to RGMII
  - HDMI 1.4/2.0 Receiver Subsystem
  - HDMI 1.4/2.0 Transmitter Subsystem
  - ILA (Integrated Logic Analyzer)
  - IOModule
  - 。 JESD204
  - JESD204 PHY
  - JTAG To AXI Master
  - MIPI CSI-2 RX Subsystem
  - System ILA
  - . TMR Inject
  - Video Frame Buffer Read
  - Video Frame Buffer Write
  - Video PHY Controller
  - Video Test Pattern Generator




- VIO (Virtual Input/Output)
- RTL modules added to the block design cannot be opted out of upgrade.
- The synthesis mode cannot be changed when using this feature. As an example, if the synthesis mode selected in the previous release of Vivado was Out-of-context per IP, then this mode cannot be changed to Global or Out-of-context per Block Design. In the GUI, the synthesis options cannot be changed as shown below.

Figure 182: Generate Output Products Dialog Box with Synthesis Options Disabled



• The IP that have been chosen to be not upgraded or locked, cannot be parameterized. They cannot participate in parameter propagation. In other words, because the parameters of the IP are locked, they cannot be changed by other IP in the design. However, if the IP propagates parameters to other IP within the design, the parameters will be propagated.

Figure 183: Generate Output Products Command





• The Tcl script for a block design containing locked IP cannot be generated using write\_bd\_tcl. If the user tries to do so, the following error message will be flagged.

```
write_bd_tcl -force ./selective_upgrade/conf_mb_des_fg/config_mb.tcl

ERROR: [BD 5-599] write_bd_tcl is not supported for block design with IP
that have not been upgraded to their latest version. Please upgrade all
the IP to their latest version.

ERROR: [Common 17-39] 'write_bd_tcl' failed due to earlier errors.
```

- User locked IP cannot be copied and pasted in the block design canvas.
- Copying a block design that has locked IP using the command File > Save Block Design As
  cannot be done. If the user chooses to perform this action, the following error message will be
  flagged.

```
ERROR: [BD 41-1179] The following IP in this design are locked. This command cannot be run until these IP are unlocked. Please run report_ip_status for more details and a recommendation on how to fix this issue.

/axi_ethernet_0
/axi_ethernet_0_fifo

ERROR: [Common 17-39] 'save_bd_design_as' failed due to earlier errors.
```





# Using the Platform Board Flow in IP Integrator

The Vivado<sup>®</sup> Design Suite is board aware. The tools know the various interfaces present on the target boards and can customize and configure an IP to be connected to a particular board component. Several standard 7 series boards are available in the Vivado Design Suite, as well as an UltraScale™ architecture board.


You also have the ability to define custom board files to add to the tool. See this link in the *Vivado Design Suite User Guide: System-Level Design Entry* (UG895) for more information on the Board Interface file.

The IP integrator shows all the interfaces to the board in a separate Board window. When you use this window to select components and the Designer Assistance offered by IP integrator, you can easily connect your block design to the board components of your choosing. This flow generates all the I/O constraints automatically.

User-defined or third-party Board Interface files, and associated files, can be downloaded from GitHub at https://github.com/Xilinx/XilinxBoardStore/wiki/Xilinx-Board-Store-Home.

From the Xilinx Board Store page:

1. Click **Code**, as shown in the following figure.




Xilinx Board Store Home

awdheshxilinx edited this page on Apr 12 · 6 revisions

- 2. Click the **Clone** or download pull-down button to open the Clone with HTTPS dialog box.
- 3. Click Download ZIP.





4. Save the boards at a location of your choice.

These boards can then be added to a board repository for use by the Vivado Design Suite by setting the following parameter when launching the Vivado tool:

```
set_param board.repoPaths [list "<path1>" "<path2>" "..."]
```

Where <path> is the path to a directory containing a single Board Interface file, and files referenced by the board.xml file, such as partO\_pins.xml and preset.xml. The <path> can also specify a directory with multiple subdirectories, each containing a separate Board Interface file. For example:

```
set_param board.repoPaths [list "C:/Data/usrBrds" "C:/Data/othrBrds"]
```

## **Selecting a Target Board**

When a new project is created in the Vivado environment, you have the option to select a target board from the Default Part page of the New Project wizard. From this dialog box user-defined or third-party Board Interface files, and associated files, can be downloaded from GitHub as well. By default, only boards support natively in Vivado are shown in the dialog box.






Figure 184: Select a Target Board

You can filter the list of available boards based on Vendor, Display Name, and Board Revision.


- Vendor: Specifies the board manufacturer.
- Name: Lists the name for the board.
- Board Rev: Allows filtering based on the revision of the board. Setting the Board Rev to All shows revisions of all the boards that are supported in Vivado. Setting Board Rev to Latest shows only the latest revision of a target board.
- Various information such as resources available and operating conditions are also listed in the table.

When you select a board, the project is configured using the pre-defined interface for that board.

Some boards also support connections to the FMC connectors present on them. In such cases, there is a link to add a Daughter Card to the board as shown below. (KC705 board is shown.)




Figure 185: Check to See if a Daughter Card Exists for the Target Board



Click the Connections link to bring the dialog box to see a list of the available FMC cards.

Figure 186: Select a Daughter Card




As shown, when KC705 is selected, the FMC\_HPC and FMC\_LPC connectors show the available FMC cards. Selecting a card enables all the connections on that card available for use in the design.

## Downloading Third-Party Board Files from GitHub Using the GUI

Third-party board files or even Xilinx provided board files that are not natively supported in Vivado can be downloaded from the GitHub using the GUI. The Default Boards Page of the New Project Wizard has a mechanism to download the board files available on the GitHub. To download boards click **Install/Update Boards** on the top right corner of the Default Part page.



Figure 187: Download Third-Party Board Files from GitHub



The **Download Latest Boards** dialog box opens. Click **Download**.

Figure 188: Download Latest Boards





The first time you download the boards from the GitHub you will download the entire repository available. Subsequent downloads will only download the boards that are new and have not been previously downloaded. As the boards are being downloaded you will see messages such as the following on the Tcl Console.

```
INFO: [Common 17-1570] Installing object
em.avnet.com:xilinx_board_store:Ultra96:1.2 from remote host https://
github.com/Xilinx/XilinxBoardStore.git
INFO: [Common 17-1573] Object em.avnet.com:xilinx_board_store:Ultra96:1.2
has been installed successfully.
INFO: [Common 17-1570] Installing object
em.avnet.com:xilinx_board_store:picozed_7010_fmc2:1.2 from remote host
https://github.com/Xilinx/XilinxBoardStore.git
INFO: [Common 17-1573] Object
em.avnet.com:xilinx_board_store:picozed_7010_fmc2:1.2 has been installed
successfully.
INFO: [Common 17-1570] Installing object
digilentinc.com:xilinx_board_store:arty:1.1 from remote host https://
github.com/Xilinx/XilinxBoardStore.git
INFO: [Common 17-1573] Object digilentinc.com:xilinx_board_store:arty:1.1
has been installed successfully.
INFO: [Common 17-1570] Installing object
digilentinc.com:xilinx_board_store:arty-a7-100:1.0 from remote host https://
github.com/Xilinx/XilinxBoardStore.git
INFO: [Common 17-1573] Object digilentinc.com:xilinx_board_store:arty-
a7-100:1.0 has been installed successfully.
INFO: [Common 17-1570] Installing object
digilentinc.com:xilinx_board_store:arty-a7-35:1.0 from remote host https://
github.com/Xilinx/XilinxBoardStore.git
```

These boards are downloaded to the default locations which are as follows:

- On Linux <user home directory>/.Xilinx/Vivado/20xx.x/xhub/board\_store/
- On Windows %APPDATA%\Roaming\Xilinx\20xx.x\xhub\board\_store\

Once the boards have been download the repository path to the download location is set automatically and the downloaded boards are now visible in the Default Part page. You can then select the target board and create your project.

#### Creating a Block Design to Use the Board Flow

The real power of the board flow can be seen in the IP integrator.

From Flow Navigator → IP Integrator, click Create Block Design to start a new block design.

As the design canvas opens, you see a Board window, as shown in the following figure.






Figure 189: Board Window


This Board window lists all the possible components for an evaluation board (see the KC705 board above) and a FMC card (if selected). By selecting one of these components, an IP can be quickly instantiated on the block design canvas.

The first way of using the Board window is to select a component from the Board window and drag it onto the block design canvas. This instantiates an IP that can connect to that component and configures it appropriately for the interface in question. It then also connects the interface pin of the IP to an I/O port.

As an example, when you drag and drop the Linear Flash component under the External Memory folder, on the IP integrator canvas, the AXI EMC IP is instantiated and the interface called linear\_flash is connected, as shown in the following figure.




Figure 190: Dragging and Dropping an Interface on the Block Design Canvas



The second way to use an interface on the target board is to double-click the unconnected component in question from the Board window.

As an example, when you double-click the DDR3 SDRAM component in the Board window, the Connect Board Component dialog box opens, as shown in the following figure.

Figure 191: Connect Board Component Dialog Box




The mig\_ddr\_interface is selected by default. If there are multiple interfaces listed under the IP, select the interface desired. Select the mig\_ddr\_interface, and click OK.

Notice that the IP is placed on the Diagram canvas and connections are made to the interface using the I/O ports. As shown in the following figure, the IP is all configured accordingly to connect to that interface.




Figure 192: IP Instantiated, Configured, and Connected to Interfaces on the Diagram Canvas



As an interface is connected, that particular interface now shows up as a shaded circle in the Board window, as shown in the following figure.

Figure 193: Board Window After Connecting to an Interface



A component can also be connected using the Auto Connect command.

To do this, select and right-click the component and from the menu, as shown in the following figure, and click **Auto Connect**.







Figure 194: Auto Connect Command

Notice that the GPIO IP has been instantiated and the GPIO interface is connected to the preferred I/O port defined in the Board Interface file, as shown in the following figure.

Figure 195: Instantiating an IP Using Auto Connect



If another component such as DIP switches is selected, the board flow is aware enough to know that a GPIO already is instantiated in the design and it re-uses the second channel of the GPIO, shown in the following figure.




Sources Design Signals **Board** ? \_ 🗆 🖸 PHY using SMA PHY using SMA in LVDS mode External Memory (2 out of 3 connected) DDR3 SDRAM Linear flash I SPI flash General Purpose Input or Output (1 out of 6 connected) DIP switches. Ctrl+E Board Component Properties... Ю LCD Connect Board Component... Auto Connect

Figure 196: GPIO Auto Connection

The already instantiated GPIO is re-configured to use the second channel of the GPIO as shown in the following figure.

Figure 197: GPIO IP Configured to Use the Second Channel



If an external memory component such as the Linear Flash or the SPI Flash is chosen, then as one of them is used, the other component becomes unusable because only one of these interfaces can be used on the target board.

In this case, the following message pops-up when the user tries to drag the other interface such as the SPI Flash on the block design canvas.

Figure 198: Auto Connect Warning






If a component on the FMC card is selected, then that component would be connected using an appropriate IP.

Figure 199: Connecting to Components on FMC Card

As can be seen in the following figure, another GPIO has been instantiated that connects to the LEDs on the FMC card.

Figure 200: Connecting to Components on FMC Card




#### **Completing Connections in the Block Design**

After the interfaces you want are in the design, the next step is to instantiate a processor (in case of an processor-based design) or an AXI interconnect if this happens to be a non-embedded design to complete the design.

1. To do this, right-click the canvas, and select **Add IP**. From the IP catalog, choose the processor, such as MicroBlaze processor, shown in the following figure.






As the processor is instantiated, Designer Assistance becomes available, as shown in the following figure.



2. Click **Run Block Automation** to configure a basic processor sub-system. The processor sub-system is created which includes commonly used IP in a sub-system such as block memory controllers, block memory generator and a debug module.

Then you can use the Connection Automation feature to connect the rest of the IP in your design to the MicroBlaze processor by selecting Run Connection Automation. The following figure shows the Run Connection Automation Dialog Box.





The rest of the process is the same as needed for designing in IP Integrator as described in this document.

#### **Archiving a Project When Board Flow is Used**

When archiving a project that has board flow enabled, the archive contains a folder which has all the board specific metadata (board files etc). This is specifically useful in cases when a custom board file is used as a part of the board flow. So when the archive is used by another user, there will be no need to add the custom board repository to the project. When the archive is unzipped, a directory is included which contains the board file. This directory is located at:

<path to project>/<project\_name>/<project\_name>.board/<board\_name>



# Using Third-Party Synthesis Tools in IP Integrator


Sometimes it is necessary to use a third-party synthesis tool as a part of the design flow. In this case, you need to incorporate the IP integrator block design as a black box in the top-level design. You can synthesize the top-level of the design in a third-party synthesis tool, write out an HDL or EDIF netlist, and implement the post-synthesis project in the Vivado® environment.

This chapter describes the steps that are required to synthesize the black-box of a block design in a third-party synthesis tool. Although the flow is applicable to any third-party synthesis tool, this chapter describes the Synplify® Pro synthesis tool.

## Setting the Block Design as Out-of-Context Module


You can create a design checkpoint (DCP) file for a block design by setting the block design as an Out-of-Context (OOC) module.

1. Select the block design in the Sources window, right-click to open the menu, shown in the following figure, and select the Generate Output Products command.




2. In the Generate Output Products dialog box, enable the Out-of-Context per Block Design option, as shown below. See Generating Output Products for more information.





A square is placed next to the block design in the Sources window to indicate that the block design has been defined as an out-of-context (OOC) module. The Design Runs window also shows an Out-of-Context Module Run for the block design.



3. When out-of-context synthesis run for the block design is complete, a design checkpoint file (DCP) is created for the block design. The DCP file also shows up in the Sources window, under the block design tree in the IP Sources view. The DCP file is written to the following directory:

ct\_name>/ct\_name>.srcs/<sources\_1>/<bd>/<block\_design\_name>

DCPs let you take a snapshot of your design in its current state. The current netlist, constraints, and implementation results are stored in the DCP.

Using DCPs, you can:

- Restore your design if needed
- Perform design analysis
- Define constraints
- Proceed with the design flow





4. When the out-of-context run for the block design is created, two stub files are also created; one each for Verilog and VHDL. The stub file includes the instantiation template which can be copied into the top-level design to instantiate the black box of the block design. These files are written to the following directory:

#### Creating an HDL or EDIF Netlist in Synplify


Create a Synplify project and instantiate the black-box stub file (created in Vivado) along with the top-level HDL wrapper for the block design in the Synplify project. The block design is treated as a black-box in Synplify.

After the project is synthesized, an HDL or EDIF netlist for the project can be written out for use in a post-synthesis project.

#### Creating a Post-Synthesis Project in Vivado

The next step is to create a post-synthesis project in the Vivado IDE. See this link in Vivado Design Suite User Guide: System-Level Design Entry (UG895) for more information.

1. Create a new Vivado project, and select **Post-synthesis Project** in the New Project Wizard, as shown in the following figure.







**Note:** If the Do not specify sources at this time option is enabled, you can add design sources after project creation.

#### 2. Click Next.

The Add Sources dialog box opens, as shown in the following figure.




3. In the Add Netlist Sources Page click the '+' sign to Add Files, as seen in the following figure.



- 4. Select the EDIF netlist for the top-level design, and click **OK**.
- 5. Using Add Files button or the + sign add the block design file (for which a DCP was created earlier) as well.

As the block design is added, all the relevant constraints and the DCP file for the block design are picked up by Vivado. The block design is not be re-synthesized. The constraints, however, are reprocessed.





- Click Next.
- 7. On the Add Constraints page, add any constraints files (XDC) that are needed for the project, and click **Next**.
- 8. Specify the target part or target platform board as required by the project, and click **Next**.



**IMPORTANT!** The target part or platform board for the post-synthesis project must be the same as the project in which the block design was created. If the target parts are different, even within the same device family, the IP used in the block design will be locked, and the design must be regenerated. In that case the behavior of the new block design might not be the same as the original block design.

Verify all the information for the project as presented on the New Project Summary page, and click Finish.

**Note:** When a block design is added to a netlist project, the block design is "locked". Accordingly, you cannot edit the block design, upgrade it or perform other actions. The block design also needs to be fully generated for it to be a part of a netlist project.

#### **Adding Top-Level Constraints**



**TIP:** If you did not add the EDIF netlist file, DCP, or design constraints at the time you created the project, you can add those design source files in the current project by right-clicking in the Design Sources window and selecting Add Sources to add files as needed.

Prior to implementing the design, you must add any necessary design constraints to your project.



The constraints file for the block design are added to the project when you add the block design to the netlist project; however, if you have changed the hierarchy of the block design, then you must modify the constraints in the XDC file to ensure that hierarchical paths used in the constraints have the proper design scope. For more information, see this link in the Vivado Design Suite User Guide: Using Constraints (UG903).

A constraints file can be added to the project at the time it is created, as discussed previously, or right-click in the Sources window and choose **Add Sources**.


#### Adding an ELF File

If the block design has an executable and linkable format (ELF) file associated with it, then you will need to add the ELF file to the Vivado project, and associate it with the embedded processor in the block design. See Adding and Associating an ELF File to an Embedded Design for more information on adding the ELF file to the design.



**IMPORTANT!** The ELF file must be associated with the netlist project using the SCOPED\_TO\_REF and SCOPED\_TO\_CELL properties, and not through the Associate ELF Files command.

The added ELF file can be seen in the Sources window, as shown above. After the ELF file is added to the project, you must associate the ELF file with the embedded processor design object by setting the SCOPED\_TO\_REF and SCOPED\_TO\_CELLS properties.




- 1. Select the ELF file in the Sources window.
- 2. In the Source File Properties window, click in the text field of the SCOPED\_TO\_CELLS and SCOPED\_TO\_REF properties to edit them.
- 3. Set the SCOPED TO REF property to the name of the block design.



4. Set the SCOPED\_TO\_CELLS property to the instance name of the embedded processor cell in the block design,

In the following figure, for example, SCOPED\_TO\_REF is base\_microblaze\_design, and SCOPED\_TO\_CELLS is microblaze\_0.



You can also set these properties using the following Tcl commands:

#### **Implementing the Design**


Next the design can be implemented and a bitstream generated for the design.

1. In the Flow Navigator, under Program and Debug, click **Run Implementation** or **Generate Bitstream**.


You are prompted as needed by the Vivado tool to save constraints, and launch implementation.

2. In the Bitstream Generation Completed dialog box, click Open Implemented Design.






- 3. Verify timing by looking at the Timing Summary report.
- 4. Ensure that block RAM INIT strings are populated with the ELF data.
  - a. From the main menu, select **Edit → Find**, as shown in the following figure.



- b. In the Find window, set the PRIMITIVE TYPE to BMEM.BRAM.
- c. Click OK.
- d. In the Find Results window, select an instance of the block RAM and verify that the INIT properties have been populated in the Cell Properties window, shown in the following figure.









### Referencing RTL Modules

The Module Reference feature of the Vivado<sup>®</sup> IP integrator lets you quickly add a module or entity definition from a Verilog or VHDL source file directly into your block design. While this feature does have limitations, it provides a means of quickly adding RTL modules without having to go through the process of packaging the RTL as an IP to be added through the Vivado IP catalog.

Both flows have their benefits and costs:

- The Package IP flow is rigorous and time consuming, but it offers a well-defined IP that can managed through the IP catalog, used in multiple designs, and upgraded as new revisions become available.
- The Module Reference flow is quick, but does not offer the benefits of working through the IP catalog.

The following sections explain the usage of the module reference technology. Differences between the two flows are also pointed in various sections of this chapter.


#### Referencing a Module

To add HDL to the block design, first you must add the RTL source file to the Vivado project. See this link in the Vivado Design Suite User Guide: System-Level Design Entry (UG895) for more information on adding design sources. Added source files show up under the Design Sources folder in the Sources window.

An RTL source file can define one or more modules or entities within the file. The Vivado IP integrator can access any of the modules defined within an added source file, as shown in the following figure.




Figure 201: RTL Sources in the Sources window



In the block design, you can add a reference to an RTL module using the Add Module command from the right-click menu of the design canvas, as shown in the following figure.

Figure 202: Add Module Command



The Add Module dialog box displays a list of all valid modules defined in the RTL source files that you have added to the project. Select a module to add from the list, and click **OK** to add it to the block design, shown in the following figure.



**TIP:** You can only select one module from the list.






Figure 203: The Add Module Dialog Box

The Add Module dialog box also provides a Hide incompatible modules check box that is enabled by default. This hides module definitions in the loaded source files that do not meet the requirements of the Module Reference feature and, consequently, cannot be added to the block design.


You can uncheck this check box to display all RTL modules defined in the loaded source files, but you will not be able to add all modules to the block design. Examples of modules that you might see when deselecting this option include:

- Files that have syntactical errors
- Modules with missing sources
- Module definitions that contain or refer to an EDIF netlist, a DCP file, another block design, or unsupported IP

Hovering over an incompatible module will show a tool tip with a explanation of why the module is incompatible as shown below.



Figure 204: Incompatible Module Tool-tip



As shown, in this case the top level file for the module reference is a system verilog file which is not supported by this feature.

The instance names of RTL modules are inferred from the top-level source of the RTL block as defined in the entity/module definition. As shown in the following figure, my\_dff8\_inst is the top-level entity as shown in the following code sample.

Figure 205: Inferring Module Names

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity my_dff8_inst is

port (
    clk_in : in STD_LOGIC;
    d in1 : in STD_LOGIC;
```



**IMPORTANT!** If the entity/module name changes in the source RTL file, the referenced module instance must be deleted from the block design and a new module added.

You can also add modules to an open block design by selecting the module in the Sources window and using the Add Module to Block Design command from the context menu, shown in the following figure.






Figure 206: Alternate Method of Adding Module from Sources Window

Finally, RTL can also be dragged and dropped from the Sources view onto the block design canvas as shown below.





Figure 207: Alternate Method of Adding Module from Sources Window



The IP Integrator adds the selected module to the block design, and you can make connections to it just as you would with any other IP in the design. The IP displays in the block design with special markings that identify it as an RTL referenced module, as shown in the following figure.

Figure 208: Modules Referenced from RTL Source File



If a new block design is created after you have added design sources to the project, the block design is not set as the top-level of the design in the Sources window. The Vivado Design Suite automatically assigns a top-level module for the design as the sources are added to the project.

To set the block design as the top level of the design, right-click the block design in the Sources window and use Create HDL Wrapper. See Integrating the Block Design into a Top-Level Design for more information.



**TIP:** The block design cannot be directly set as the top level module.

After creating the wrapper, right-click to select it in the Sources window and use the Set as Top command from the context menu. Any RTL modules that are referenced by the block design are moved into the hierarchy of the design under the HDL wrapper, as shown in the following figure.

If you delete a referenced module from the block design, then the module is moved outside the block design hierarchy in the Sources window.



Figure 209: Referenced RTL Module Under the Block Design Tree



#### **XCI Inferencing**

In some cases, a user code might have commonly-used Xilinx IP instantiated within their RTL. The Reference RTL Module feature allows inferencing the XCI (.xci) files for IP embedded within the RTL code.

While a majority of the IP are supported for inferencing, there a few IP that are not supported to be inferenced within the RTL flow. The unsupported IP are, as follows:

- Those with processor data
- Those that support elaboration (HIP)
- Those that support AppCore
- HLS based
  - The IPDEF property ipcomp includes the string "xilinx\_anylanguagehls"
- Do not have RTL enabled
  - The IPDEF property design\_tool\_contexts does not include "HDL"
- Hard-coded VLNV list:
  - . mig\_7series
  - selectio\_wiz
  - . microblaze\_mcs
  - 。 ddr\*
  - zynq\_ultra\_ps\_e



- axi\_crossbar
- ibert\_ultrascale\_gth
- ibert\_ultrascale\_gty
- gtwizard
- . microblaze

If an IP from the above list happens to be instantiated within the RTL code, then the Add Module command will fail with the following error:

```
ERROR: [filemgmt 56-181] Reference '<targetName> contains sub-design file '<xciFile>'. This sub-design is not allowed in the reference due to following reason(s): The <vlnv> core does not support module reference.
```

As an example, the code snippet, shown in the following figure, shows that an ILA was instantiated within the RTL code.

Figure 210: ILA IP Instantiated in RTL

```
module my_ila (
 clk,
 probe0,
 probe1.
 probe2,
 probe3
 input wire clk;
 input wire [7:0] probe0 ;
 input wire [19:0] probe1;
 input wire [31:0] probe2;
  input wire [0:0] probe3;
 ila 0 ila 0 inst (
  .clk(clk), // input wire clk
  .probe0(probe0), // input vire [7:0] probe0
  .probe1(probe1), // input wire [19:0] probe1
  .probe2(probe2), // input wire [31:0] probe2
  .probe3(probe3) // input wire [0:0] probe3
 ):
endmodule
```


The ILA IP has been configured and added to the project, shown below:



Figure 211: ILA IP Configured and Added to Project

This RTL can then be added to the block design as an RTL module. It looks like the following figure.


Figure 212: RTL with ILA IP Instantiated as a Module Reference in BD



#### **IP and Reference Module Differences**

While a referenced module instance looks similar to an IP on the block design canvas, there are some notable differences between an IP and a referenced module. An RTL module in the block design has an "RTL" marking on the component symbol as shown in the following figure.


Figure 213: RTL Logo on RTL Module Symbol






You can also see some differences between packaged IP and referenced modules when viewing the source files in the Sources window. A module reference block shows up in a directory tree with an <code>\_wrapper</code> extension, and not as an XCI file, as shown in the following figure.

Figure 214: Top Level of RTL Modules Shown as "Module Reference Wrapper"



When you reset the output products of a block design, the Vivado tools delete the source file, constraint files and other meta data associated with IP blocks; however, a module reference block just contains the source HDL; there is nothing to delete, as shown in the following figure.

Figure 215: Sources Window After Resetting Output Products



In this figure, the IP within the project have been reset and there are no HDL under these IP. RTL modules have nothing to reset, so the HDL files show up under the RTL module even after resetting the output products.

Out-of-date IP are shown in the IP Status window, or reported by the appearance of a link in the block design canvas window, as shown in Editing the RTL Module After Instantiation. You can upgrade IP by clicking Upgrade Selected in the IP Status window.



Out-of-date reference modules are also reported by a link in the design canvas window, as shown in Editing the RTL Module After Instantiation. In addition you can force the refresh of a module using the Refresh Module command from the design canvas right-click menu.

While you cannot edit the RTL source files for a packaged IP, you can edit the RTL source for a module reference. Refer to HDL Parameters for Interface Inference for more information.

Because a referenced module is also not a packaged IP, you do not have control over the version of the module instance. The version of a referenced module as displayed in the IP view of the Block Properties window is controlled internally by the Vivado IP Integrator. If you want to have control over the vendor, library, name, and version (VLNV) for a block then you must package the IP as described in the *Vivado Design Suite User Guide: Creating and Packaging Custom IP* (UG1118).

For the Module Reference feature there is also no parameter propagation across boundaries. You must use the attributes mentioned in Inferring Control Signals in a RTL Module to support design rule checks run by IP Integrator when validating the design. For example, IP Integrator provides design rule checks for validating the clock frequency between the source clock and the destination. By specifying the correct frequency in the RTL code, you can ensure that your design connectivity is correct.

## Inferring Generics/Parameters in an RTL Module

If the source RTL contains generics or parameters, those are inferred at the time the module is added to the block design, and can also be configured in the Re-customize Module Reference dialog box for a selected module.

The following is a code sample for an n-bit full adder, where adder\_width is the generic that controls the width of the adder.

Figure 216: Code Snippet for an N-bit Full Adder

```
entity adder_n_bits is
    generic (adder_width : integer := 2);
    Port ( a_in : in UNSIGNED ((adder_width - 1) downto 0);
        b_in : in UNSIGNED ((adder_width - 1) downto 0);
        carry_in : in STD_LOGIC;
        sum_out : out UNSIGNED ((adder_width - 1) downto 0);
        carry_out : out STD_LOGIC);
end adder_n_bits;
```

When the adder module is instantiated into the block design, the module is added with port widths defined by the default value for the generic adder\_width. In this case the port width would be 2-bits.



You can double-click the module to open the Re-customize Module Reference dialog box. You can also right-click the module and select **Customize Block** from the context menu.

Any generics or parameters defined in the RTL source are available to edit and configure as needed for an instance of the module. As the parameter is changed, the module symbol and ports defined by the parameter are changed appropriately.

Click **OK** to close the Re-customize Module Reference dialog box and update the module instance in the block design.

Re-customize Module Reference

adder\_n\_bits\_v1\_0 (1.0)

Show disabled ports

Component Name adder\_n\_bits\_0

| a\_in[2:0] | sum\_out[2:0] | b\_in[2:0] | carry\_out |
| a\_in[2:0] | sum\_out[2:0] | carry\_out |
| a\_in[2:0] | carry\_out

Figure 217: Re-Customize Module Reference Dialog Box

The symbol in the block design is changed accordingly, as shown below:



adder\_n\_bits\_v1\_0


Figure 218: RTL Module Post-Customization

#### **Inferring Control Signals in a RTL Module**

You must insert attributes into the HDL code so that clocks, resets, interrupts, and clock enable are correctly inferred. The Vivado Design Suite provides language templates for these attributes. To access these templates, click **Language Templates** under the Project Manager.




Figure 219: Select Language Templates



This opens up the Language Templates dialog box, as shown in the following figure.

Figure 220: Language Templates Dialog Box





You can expand the appropriate HDL language Verilog/VHDL → IP Integrator HDL > and select the appropriate Signal Interface to see the attributes in the Preview pane. As an example, the VHDL language template for the clock interface shows the following attributes that need to be inserted in the module definition.

```
ATTRIBUTE X_INTERFACE_INFO : STRING;
ATTRIBUTE X_INTERFACE_INFO of <clock_port_name>: SIGNAL is
"xilinx.com:signal:clock:1.0 <clock_port_name> CLK";
-- Supported parameters: ASSOCIATED_CLKEN, ASSOCIATED_RESET,
ASSOCIATED_ASYNC_RESET, ASSOCIATED_BUSIF, CLK_DOMAIN, PHASE, FREQ_HZ
-- Most of these parameters are optional. However, when using AXI, at least one clock must be associated to the AXI interface.
-- Use the axi interface name for ASSOCIATED_BUSIF, if there are multiple interfaces, separate each name by ':'
-- Use the port name for ASSOCIATED_RESET.
-- Output clocks will require FREQ_HZ to be set (note the value is in HZ and an integer is expected).
ATTRIBUTE X_INTERFACE_PARAMETER : STRING;
ATTRIBUTE X_INTERFACE_PARAMETER of <clock_port_name>: SIGNAL is
"ASSOCIATED_BUSIF <AXI_interface_name>, ASSOCIATED_RESET <reset_port_name>,
FREQ_HZ 100000000";
```

Insert these attributes in the HDL code for the module, as shown in the following figure, which shows the declaration of the attributes and the definition of attribute values for both the clock and reset signals.



Figure 221: Inserting Attributes for Inferring Control Signals

```
Q | 🛗 | ← | → | 🐰 | 📵 | 🛍 | // | 🖩 | ♀ |
         d out1 : out STD LOGIC;
26
        d out2 : out STD LOGIC;
27
        d_out3 : out STD LOGIC;
29
        d_out4 : out STD LOGIC;
30
        d_out5 : out STD LOGIC;
        d out6 : out STD LOGIC;
31
     d_out7 : out STD_LOGIC;
32
33
       d_out8 : out STD LOGIC;
34
       reset in : in STD LOGIC
35
36
37   end my_dff8_inst;
39 - architecture STRUCTURE of my_dff8_inst is
         -- Declare attributes for clocks and resets
40
41
        ATTRIBUTE X INTERFACE INFO : STRING;
42
         ATTRIBUTE X INTERFACE INFO of clk in: SIGNAL is "xilinx.com:signal:clock:1.0 clk in CLK";
43
         ATTRIBUTE X INTERFACE PARAMETER : STRING;
44
         ATTRIBUTE X INTERFACE PARAMETER of clk in : SIGNAL is "ASSOCIATED RESET reset in, FREQ HZ 1000000000";
45
         ATTRIBUTE X_INTERFACE_INFO of reset_in : SIGNAL is "xilinx.com:signal:reset:1.0 reset_in RST";
46
47
         ATTRIBUTE X_INTERFACE_PARAMETER of reset_in : SIGNAL is "POLARITY ACTIVE_HIGH";
48
49 🖯 component my_dff8 is
     port (
51
        d in1 : in STD LOGIC;
        d in2 : in STD LOGIC;
52
53
        d_in3 : in STD LOGIC;
        d_in4 : in STD LOGIC;
54
55
        d_in5 : in STD LOGIC;
        d in6 : in STD LOGIC;
57
        d_in7 : in STD LOGIC;
58
        d in8 : in STD LOGIC;
59
         clk in : in STD LOGIC;
```

In the code sample shown above, a clock port called clk\_in is present in the RTL code. To infer the clk\_in port as a clock pin you need to insert the following attributes:

```
-- Declare attributes for clocks and resets
ATTRIBUTE X_INTERFACE_INFO : STRING;
ATTRIBUTE X_INTERFACE_INFO of clk_in: SIGNAL is
"xilinx.com:signal:clock:1.0 clk_in
CLK";
ATTRIBUTE X_INTERFACE_PARAMETER : STRING;
ATTRIBUTE X_INTERFACE_PARAMETER of clk_in : SIGNAL is "ASSOCIATED_RESET reset_in,
FREQ_HZ 100000000";
```

Notice that the clk\_in clock signal is associated with the reset\_in reset signal in the attributes shown above. You can click on a pin of a module symbol to see the various associated properties, as shown in the following figure.






Figure 222: Inspect Inferred Properties of a Clock Pin

Attributes to infer reset signals are also inserted in the HDL code. Reset signals with names that end with 'n', such as resetn and aresetn, infer an ACTIVE\_LOW signal. The tool automatically defines the POLARITY parameter on the interface to ACTIVE\_LOW. This parameter is used in the Vivado IP integrator to determine if the reset is properly connected when the block diagram is generated. For all other reset interfaces, the POLARITY parameter is not defined, and is instead determined by the parameter propagation feature of IP integrator. See Chapter 7: Propagating Parameters in IP Integrator, for more information.



**TIP:** You can use the X\_INTERFACE\_PARAMETER attribute to force the polarity of the signal to another value.

You can also see what IP Integrator has inferred for a referenced module by right-clicking an instance, and selecting **Refresh Module** from the context menu, or by using the following <a href="mailto:update\_module\_reference">update\_module\_reference</a> Tcl command:

```
update_module_reference design_1_my_dff8_inst_1_0
```

This reloads the RTL module, and the Tcl Console displays messages indicating what was inferred:

```
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_in' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_in': Added interface parameter 'ASSOCIATED_RESET' with value 'reset_in'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_in': Added interface parameter 'FREQ_HZ'
```



```
with value '100000000'.

INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_in' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).

INFO: [IP_Flow 19-4728] Bus Interface 'reset_in': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
```

This command can also force the RTL module to be updated from the source file. If the source code already contains these attributes prior to instantiating the module in the block design, you see what is being inferred on the Tcl Console.

You might want to disable automatic port inferencing. For such cases, you can use the X\_INTERFACE\_IGNORE attribute. The syntax for VHDL is as follows:

The syntax for Verilog is as follows:

```
(* X_INTERFACE_IGNORE = "true" *)
input <port_name>,
```

#### **Inferring AXI Interfaces**

When you use the standard naming convention for an AXI interface (*recommended*), the Vivado IP integrator automatically infers the interface. As an example, the following code sample shows standard AXI names being used.




Figure 223: Inferring AXI Interface When Standard Naming Convention is Used

```
37
38
             // Ports of Axi Slave Bus Interface SO AXI
39
             input wire s0_axi_aclk,
40
             input wire s0_axi_aresetn,
             input wire [C SO AXI ADDR WIDTH-1: 0] so axi awaddr,
41
42
             input wire [2 : 0] s0_axi_awprot,
43
             input wire s0 axi awvalid,
             output wire s0_axi_awready,
             input wire [C_S0_AXI_DATA_WIDTH-1 : 0] s0_axi_wdata,
45
46
             input wire [(C_S0_AXI_DATA_WIDTH/8)-1: 0] s0_axi_wstrb
             input wire s0_axi_wvalid,
47
48
             output wire s0_axi_wready,
49
             output wire [1:0] s0_axi_bresp,
50
             output wire s0 axi bvalid,
             input wire s0_axi_bready,
52
             input wire [C_S0_AXI_ADDR_WIDTH-1: 0] s0_axi_araddr,
53
             input wire [2 : 0] s0 axi arprot,
54
             input wire s0_axi_arvalid,
             output wire s0_axi_arready,
55
56
             output wire [C_S0_AXI_DATA_WIDTH-1 : 0] s0_axi_rdata,
57
             output wire [1:0] s0_axi_rresp,
             output wire so axi rvalid,
             input wire s0_axi_rready,
```

When this RTL module is added to the block design the AXI interface is automatically inferred as shown below.

Figure 224: AXI Interface Inferred on Module Reference




After an AXI interface is inferred for a module, the Connection Automation feature of IP Integrator becomes available for the module. This feature offers connectivity options to connect a slave interface to a master interface, or the master to the slave.

If the names of your ports do not match with standard AXI interface names, you can force the creation of an interface and map the physical ports to the logical ports by using the X\_INTERFACE\_INFO attribute as found in the Language Templates.




Expand the appropriate HDL language Verilog/VHDL > IP Integrator HDL and select the appropriate AXI Interface to see the attributes in the Preview pane. As an example, the following figure shows the VHDL language template for the AXI4 interface listing the attributes that need to be inserted into the module definition.

Figure 225: Use Attributes Specified in the Language Templates for Non-Standard AXI
Names




If the same axi clock is to be associated with a slave as well as a master interface, the clock should be called axi\_aclk or axis\_aclk instead of calling the clock s\_axis\_aclk or m\_axis\_aclk. Keeping the prefix "m\_" and "s\_" out from the clock name infers that the clock is to be associated with both master and slave axi interfaces. As an example in the following figure an IP is shown with a AXI streaming slave and an AXI streaming master interface.






If you look at the properties window for the slave interface, **s\_axis**, it shows that the associated clock is **s\_axis\_aclk**.



If you look at the properties of the **m\_axis** interface, the Associated clock value is set to **None**.



To auto associate the **s\_axis\_aclk** to both the **s\_axis** and the **m\_axis** interfaces, rename the clock in your RTL code to **axis\_aclk**.



As you can see now the clock is associated to the **m\_axis** interface as well.

## Prioritizing Interfaces for Automatic Inference

In some cases users may need to specify the order in which interfaces are inferred rather than letting the tools automatically infer them. The Module Reference feature allows the user to prioritize the order of the interface inference. There are several attributes that can be used to infer interfaces.

For a particular interface, you might have slightly different physical pin (port) names than that prescribed in the standard. In such cases, specify the following attribute on the Tcl command line:

```
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 axi_stream_s2c TREADY"
*)output axi_stream_s2c_tready,
```



This attribute is inserted above the port definition in the HDL code, and specifies that the interface to be inferred has a VLNV of xilinx.com:interface:axis:1.0, its name is axi\_stream\_s2C, with a logical pin name TREADY to be mapped to the physical pin name axi\_stream\_s2c\_tready. This attribute has the highest priority than other inferencing attributes.

If you have multiple versions of an interface that are slightly different in behavior or ports, use the X\_INTERFACE\_PRIORITY\_LIST attribute to infer one over the other. The Verilog syntax for this is, as follows:

```
(* X_INTERFACE_PRIORITY_LIST = "xilinx.com:dsv:dsv_axis:3.0" *)
module axi_stream_gen_check #(
    ....
    ....
)
```

The VHDL syntax is, as follows:

```
entity HDMI_TX_INTF is
Port (
-- put ports here
);
attribute X_INTERFACE_PRIORITY_LIST : string;
attribute X_INTERFACE_PRIORITY_LIST of HDMI_TX_INTF : entity is
"xilinx.com:user:my_hdmi:3.0 xilinx.com:cust:cust_hdmi:4.0";
end HDMI_TX_INTF;
```

This attribute infers the specified interface as opposed to any other similar types of interfaces in the repository. This attribute needs to be inserted before the module definition in Verilog, and in the entity body in VHDL. This attribute has the second highest priority.

Interface inferencing can also be done by adding properties in the project as shown in the following code snippet:

```
set_property ip_interface_inference_priority xilinx.com:user:my_axis:2.0
[current_project]
```

This has the third highest priority.

Finally, the repository ordering in the settings of the project determines the order of inferencing. As can be seen in the following figure, there are two repositories containing custom interfaces added to the project. The repository specified at the top:

```
C:/tutorials/2018.2/if_12/if_repo
```

takes precedence over

```
C:/tutorials/2018.2/mod_ref/if_12/myipdir.
```



Typically, if you follow the naming conventions, then just adding the repositories in the project should be sufficient to infer an interface. See the following figure.




Figure 226: Add Repositories Containing Interfaces, Based on Priority

## **HDL Parameters for Interface Inference**

The IP Packager and the Module Reference flow support a number of Attributes of the style  $X_{-}[\ .\ .\ .\ ]$  that can specify a certain behavior to replace and modify the standard interface inference heuristic. As a global rule, the parameters always take precedence over any project-wide or application-wide behavior. Furthermore, most attributes are attached to the ports (because VHDL or Verilog do not have any notion of an interface that this information could be attached to). If the attribute relates to interface-wide information (for example,  $X_{-}INTERFACE_{-}MODE$ ), the attribute applies to the entire interface, and any constituent port can be chosen as representative for the whole interface.



#### **General Usage**

#### **VHDL**

Add the attribute to the architecture section as shown below.

```
architecture arch_impl of my_module is
ATTRIBUTE X_INTERFACE_INFO : STRING;
ATTRIBUTE X_INTERFACE_INFO of s_tready: SIGNAL is
"xilinx.com:interface:axis:1.0
s_axi TREADY";
```

#### Verilog

Prefix the comment to the affected construct as shown below.

```
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axi TREADY" *) output s_tready,
```

### **List of Supported X\_ Attributes**

The following is a list of all attributes supported by the IP packager, Module Reference flow, and their components.

#### X\_INTERFACE\_INFO

- · Attach to: Port
- Syntax: VLNV INTERFACE\_NAME LOGICAL\_NAME[, VLNV INTERFACE\_NAME LOGICAL\_NAME etc]
- or VLNV


The first variant creates an interface according to the bus definition specified by VLNV, with the name INTERFACE\_NAME and maps the port attached to the logical port LOGICAL\_NAME. Note that this needs to be specified for every port that must be part of the created interface, because the heuristic will not add any ports to this user created interface automatically. Through the addition of multiple triplets here, a port can be added to multiple interfaces, if desired.

The second variant only specifies the VLNV of the interface that this port will be a part of. Vivado takes care of adding the individual ports, and inferring a name and the logical-to-physical mapping.

As an example, the code snippet in Figure 228: Adding Pins or I/O Ports as a Part of an Interface Port shows how ports can be shown as being a part of the interface called adder\_input. The adder\_input interface exists in the IP catalog with all the ports correctly specified as shown in the following figure.




Figure 227: Pre-existing Interface in Repository



Given the pre-existing interface, attributes can be inserted in the VHDL source code below to make the ports of the module a part of the interface.

Figure 228: Adding Pins or I/O Ports as a Part of an Interface Port




When the RTL code above is instantiated on the block design as a module reference block, the block design looks as follows.





Figure 229: Module Reference Highlighting X\_INTERFACE\_INFO Attribute



#### X\_INTERFACE\_PARAMETER

- · Attach to: Port
- Syntax: NAME VALUE [, NAME VALUE etc]
- or "XIL\_INTERFACENAME" IFC\_NAME, NAME VALUE [, NAME VALUE]

This sets Bus Interface parameter(s) as specified for all interfaces this port is part of. If the seconds variant is used, they are only be set for the names interface. Note that if it occurs, XIL\_INTERFACENAME must be the first element in the list.

As an example let us assume that a reset port ( $rst_n$  in the code snippet below) has a polarity of active-Low and we want to override this polarity to active-High for all the interfaces that this  $rst_n$  port is a part of. This can be overridden as shown below. Note the setting on the attribute is called X INTERFACE PARAMETER.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity param_ff is
    generic(
           data_width : integer := 32);
    Port ( data_in : in STD_LOGIC_VECTOR ((data_width - 1) downto 0);
           clk : in STD_LOGIC;
           rst_n : in STD_LOGIC;
           data_out : out STD_LOGIC_VECTOR ((data_width - 1) downto 0));
end param_ff;
architecture Behavioral of param_ff is
    ATTRIBUTE X_INTERFACE_INFO : STRING;
    ATTRIBUTE X_INTERFACE_PARAMETER : STRING;
    ATTRIBUTE X_INTERFACE_INFO of data_in: SIGNAL is
"xilinx.com:user:ff_data_in:1.0
ff_data_in data_in";
    ATTRIBUTE X_INTERFACE_PARAMETER of rst_n: SIGNAL is "POLARITY
ACTIVE_HIGH";
begin
    process (rst_n, clk)
    begin
        if (rst_n = '0') then
            data_out <= (others => '0');
```



On the block design, the polarity of  $rst_n$ , which is inferred as active-Low by default, now changes to active-High (indicated by the bubble on the  $rst_n$  pin).

Figure 230: Module Reference Highlighting X\_INTERFACE\_PARAMETER attribute



#### X\_INTERFACE\_IGNORE

- Attach to: Port
- Syntax: true | false


If set to true, this port will not be automatically added to any interface inferred by the heuristic.

In the following code snippet we have three input ports  $a_in$ ,  $b_in$  and  $c_in$ , but we do not want to add the third port  $c_in$  to the interface.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity ignore_port is
    Port ( a_in : in STD_LOGIC;
           b_in : in STD_LOGIC;
           c_in : in STD_LOGIC;
           sum_out : out STD_LOGIC;
           carry_out : out STD_LOGIC);
end ignore_port;
architecture Behavioral of ignore_port is
 ATTRIBUTE X_INTERFACE_INFO : STRING;
  ATTRIBUTE X_INTERFACE_IGNORE : STRING;
  ATTRIBUTE X_INTERFACE_INFO of a_in: SIGNAL is
"xilinx.com:user:adder_input:1.0
adder_input a_in";
  ATTRIBUTE X_INTERFACE_INFO of b_in: SIGNAL is
"xilinx.com:user:adder_input:1.0
adder_input b_in";
  ATTRIBUTE X_INTERFACE_IGNORE of c_in: SIGNAL is "true";
begin
  sum_out <= a_in OR b_in OR c_in;</pre>
  carry_out <= a_in XOR b_in XOR c_in;</pre>
end Behavioral;
When instantiated on the block design, this will be as shown below.
```



Figure 231: Module Reference Highlighting X\_INTERFACE\_IGNORE attribute



#### X\_INTERFACE\_MODE

- Attach to: Port
- Syntax: MODE [MONITOR\_MODE] [INTERFACE\_NAME obsolete]

The last parameter is obsolete and ignored.

Sets the interface mode of all the interfaces that contain the port. Set only one MODE per interface; if there are more, they will be ignored altogether.

The following code snippet shows the usage.


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric_std.ALL;
entity interface_mode is
    Port ( a_in : in STD_LOGIC;
           b_in : in STD_LOGIC;
           c_in : in STD_LOGIC;
           sum_out : out STD_LOGIC;
           carry_out : out STD_LOGIC);
end interface_mode;
architecture Behavioral of interface_mode is
  ATTRIBUTE X_INTERFACE_INFO : STRING;
  ATTRIBUTE X_INTERFACE_MODE : STRING;
  ATTRIBUTE X_INTERFACE_INFO of a_in: SIGNAL is
"xilinx.com:user:adder_input:1.0
adder_input a_in";
  ATTRIBUTE X_INTERFACE_INFO of b_in: SIGNAL is
"xilinx.com:user:adder_input:1.0
adder_input b_in";
 ATTRIBUTE X_INTERFACE_INFO of c_in: SIGNAL is
"xilinx.com:user:adder_input:1.0
adder_input c_in";
  ATTRIBUTE X_INTERFACE_MODE of c_in: SIGNAL is "monitor";
begin
 sum_out <= a_in OR b_in OR c_in;</pre>
  carry_out <= a_in XOR b_in XOR c_in;</pre>
end Behavioral;
```

The module reference module when instantiated on the block design, looks as follows. Note the magnifying glass icon on the cell to signify that the interface type if of "monitor".





Figure 232: Module Reference Highlighting X\_INTERFACE\_MODE Attribute



#### X\_INTERFACE\_PRIORITY\_LIST

- Attach to: Component
- Syntax: VLNV [VLNV VLNV etc]

Specifies the priority order in which the heuristic tries to infer bus interfaces. The highest priority will be given to match the ports in the component first, in the order specified. This is the highest priority list and it overrides project settings, and repository order.

## **Editing the RTL Module After Instantiation**

To edit the source code of a module, right-click it, and select **Go To Source** from the context menu, as shown in the following figure.

my\_dff8\_inst 0 Block Properties... Ctrl+E Highlight d\_in2 Delete Delete Copy CtrI+C Paste d\_in7 Q. Search... CtrI+F Select All Ctrl+A Go to Source F7 Add IP...

Figure 233: Editing an RTL Module After Instantiation

This opens the module source file for editing, shown in the following figure.




Figure 234: Editing Top-Level Source File in the Editor

```
× IP Catalog
                     × my_dff8_inst.vhd × adder_n_bits.vhd
                                                          × my_ila.v
                                                                        x lite_slv_adder_v
   | 🕍 | ← | → | 从 | 📵 | 🛍 | // | 頭
   -- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
     --Tool Version: Vivado v.2016.1.0 (vin64) Build 1429456 Wed Dec 9 19:10:32 MST 2015
     --Date : Thu Dec 10 10:10:29 2015
     --Host
                 : XCONDUTTA31 running 64-bit Service Pack 1 (build 7601)
 5
 6
     --Command : generate_target design_1_vrapper.bd
     --Design
 7
                 : design_1_vrapper
8
     --Purpose : IP block netlist
 9 🗀 -----
10
   library IEEE;
11
    use IEEE.STD LOGIC 1164.ALL;
   library UNISIM;
12
13
   use UNISIM.VCOMPONENTS.ALL;
14 \bigcirc entity my_dff8_inst is
15
16
     port (
17
       clk_in : in STD LOGIC;
18
       d_in1 : in STD_LOGIC;
       d_in2 : in STD LOGIC;
19
20
       d_in3 : in STD LOGIC;
       d_in4 : in STD_LOGIC;
21
22
        d in5 : in STD LOGIC;
23
        d in6 : in STD LOGIC;
24
        d_in7 : in STD LOGIC;
25
         d_in8 : in STD LOGIC;
26
        d out1 : out STD LOGIC:
```

If you modify the source and save it, notice that the Refresh Changed Modules link becomes active in the banner of the block design canvas, as shown in the following figure.


Figure 235: Updating an RTL Module





Click **Refresh Changed Modules** to reread the module from the source file. Depending on the changes made to the module definition, for example, adding a new port to the module, you might see a message such as shown in the following figure.

Figure 236: Critical Warning Dialog Box after Updating an RTL Module



On the Tcl console, you see the changes that were made to the module, as shown in the following snippet:

```
WARNING: [IP_Flow 19-4698] Upgrade has added port 'new_port'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'module reference design_1_my_dff8_inst_0_0'. These changes may impact your design.

CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'module reference design_1_my_dff8_inst_0_0' has identified issues that may require user intervention.

Please verify that the instance is correctly configured, and review any upgrade messages.
```

## Module Reference in a Non-Project Flow

The following is a sample script for opening a block design that uses the Module Reference feature, and contains referenced modules.



**IMPORTANT!** The RTL source files for the referenced modules must be read prior to opening the block design.

```
# Specify part, language, board part (if using the board flow)
set_part xc7k325tffg900-2
set_property target_language VHDL [current_project]
set_property board_part xilinx.com:kc705:part0:0.9 [current_project]
set_property default_lib work [current_project]

# The following line is required for module reference and also for
# third-party synthesis flow
set_property source_mgmt_mode All [current_project]
```



```
# Read the RTL source files for referenced modules prior to reading
# and opening the Block Design
read_verilog *.v
read_vhdl *.vhdl
# Read and Open the Block Design
read_bd ./bd/mb_ex_1/mb_ex_1.bd
open_bd_design ./bd/mb_ex_1/mb_ex_1.bd
# Add the HDL Wrapper for the Block Design
read_vhdl ./bd/mb_ex_1/hdl/mb_ex_1_wrapper.vhd
# Write hardware definition
write_hwdef -file mb_ex_1_wrapper.hwdef
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
# Implement
synth_design -top mb_ex_1_wrapper
opt_design
place_design
route_design
write_bitstream top
# For exporting the design to Vitis, add the following commands.
write_mem_info ./top.mmi
write_hw_platform -fixed -force -file <path_to_xsa>/<xsa_name>.xsa
```

## Reusing a Block Design Containing a Module Reference

A block design that has RTL reference modules in it can be re-used in other projects, just like any other block design; however, you must first add the RTL module source files to the project, then add the block design to the project. This lets IP Integrator bind the cell instances present in the block design to the referenced RTL modules.

## **Handling Constraints in RTL Modules**

Constraints are not automatically associated it with a module reference block. You need to add the appropriate constraints to the top-level project where the module reference block is instantiated. Associating a top-level XDC to a module reference requires that the file to be scoped to the module. By scoping, you are limiting the XDC to only work on the module reference.



**RECOMMENDED:** Separate these constraints into another file. The scoping is by-reference or by-cell using the SCOPE\_TO\_REF or the SCOPE\_TO\_CELL property described in this link to "Appendix D, Editing or Overriding IP Sources" in the Vivado Design Suite User Guide: Designing with IP (UG896).



All IP related constraints which are instantiated in a RTL block are automatically inferred and processed.

## Limitations of the Module Reference Feature

The following limitations exist in the Module Reference feature:

- Because a module reference is not an IP, you cannot specify the Vendor, Library, Name and Version (VLNV).
- The RTL module definition cannot include netlists (EDIF or DCP), nested block designs (BD) or another module that is set as out-of-context (OOC) inside the RTL module.
- VHDL and Verilog are the only supported languages for module definition. A block design containing a module reference cannot be packaged as an IP. Instead, package the module as an IP separately, and then package the BD including that IP.
- Module Reference blocks cannot be opted out of upgrade while migrating a design from a previous version of Vivado.



**TIP:** SystemVerilog and VHDL 2008 are not supported for the module or entity definition at the top-level of the RTL module.





# Creating Vitis Platforms Using Vivado/IP Integrator

The Vitis™ unified software platform enables the development of embedded software and accelerated applications on heterogeneous Xilinx platforms including FPGAs, SoCs, and Versal ACAPs. In the Vitis software platform, the application running environment is referred to as the target platform. The target platform is a combination of hardware components (XSA) and software components (domains, boot components like FSBL and so on).

Platforms target any application implemented in hardware using the Vitis tools. Hardware components of a platform are designed using the Vivado Design Suite and IP integrator. Software components of a platform are likewise created using the Vitis or PetaLinux tool chain.

This chapter describes the flow to create and configure hardware components of a platform using the IP integrator. The design created using the IP integrator captures the logical and physical interfaces to the hardware functions coming from the Vitis environment. The processors, memory, and all external board interfaces are configured using a combination of Xilinx IP, custom IP, and RTL. This provides a logical wrapper for the hardware functions to be executed properly on the platform. Many configuration and customization options exist on the types of hardware functions being accelerated.

The embedded platform creation process is described in Creating Embedded Platforms in Vitis in the Application Acceleration Development flow of the Vitis Unified Software Platform Documentation (UG1416)(UG1416). This chapter covers the functionality available in Vivado to complete the hardware portion of the platform.

## **Creating the Platform Project in Vivado**

A Vitis<sup>m</sup> platform project begins with a Vivado Design Suite project file (<platform>.xpr) as the starting point to build the Xilinx<sup>®</sup> Support Archive (XSA) file for hardware components.

After the project is created, a block design must be created. The block design is used to instantiate the necessary IP to create the hardware portion of the platform. As an example, the following figure shows the block design for the base platform, ZC702, provided in the Vivado IP Integrator.






Figure 237: IP Integrator Block Design of the ZC702 Platform

There are a few things worth noticing in the block design above:

- The synchronized resets from the Processor System Reset blocks are not used anywhere in the design.
- Likewise, the input to the Concat block that is supposed to connect to interrupt sources are not connected.

These input and output pins are to be used by the hardware functions. If a hardware function uses a particular clock then it uses the synchronized reset output for that clock. After the hardware functions are built by the Vitis tool, a final block design containing the hardware functions (packaged as an HLS IP) is instantiated in this block design, and all the necessary connections to clock, resets, interrupts and any AXI Interconnect needed are connected appropriately by the Vitis build scripts.



## Setting Up Platform (PFM) Interfaces and Properties

After building a block design in IP integrator, user must declare and add platform (PFM) interfaces and properties on IP blocks before exporting it as a hardware platform to Vitis development environment. These platform settings encompass clocking, interrupts, resets, memory, and processor AXI interfaces required for hardware function(s) within the Vitis environment.

IP integrator GUI provides a **Platform Setup** window as a simple and easy way to declare these interfaces along with their properties. Once these properties are set they are stored within the project. The corresponding Tcl commands can also be used to set these properties in the Tcl Console.

To open Platform Setup window, select **Window > Platform Setup** from the top menu bar as shown below.

**Note:** In order to use the Platform Setup window, user must enable 'Project is an extensible Vitis platform' option in **General** section of **Project Settings**. For extensible Vitis platform projects, the Platform Setup window is opened by default.




Figure 238: Opening the Platform Setup Window



## **Working with Platform Setup Window**

The **Platform Setup** window automatically populates and lists all the interfaces that can be enabled for use by hardware platforms within the Vitis environment. The window is split into three major sections as shown below:




Figure 239: Platform Interface Window

The settings section on the left allows user to select different types of the interface in the platform block design along with the platform name and information. Interface types include AXI Port, AXI Stream Port, Clock, Interrupt, and Memory. If there are no matching interfaces, it is shown in the list as disabled or greyed out.

A configuration area on the right shows a table view for managing platform specific properties of each type of interfaces in the block design. The tables show the block containing the matching interface type with a list of interfaces under it. If an interface appears in this list, it should be legal to export. The tables presents a column to enable/disable each interface as a platform interface. User can toggle all of the interfaces as enabled or disabled or partially select a mix of enabled or disabled interfaces. User can expand, collapse, or only show enabled interfaces within the table.

As the user configures an interface, it automatically gets validated by the tool. The result of the validation for each interface is then shown as a check mark or error icon next to it in the settings section along with provided additional information below the configuration area. If the platform interfaces are ready for export, there will be no errors messages.

An **Export Platform...** button also exists on the Platform Setup window that launches the wizard for exporting hardware platforms. If the block design has any unsaved changes or is not generated, it will prompt the user to do these before starting the export wizard. The export button is disabled if there is any validation error.



## **Interface Type Settings**

#### **AXI Port**

There must be at least one enabled AXI port master interface within the platform. Once enabled, AXI port interfaces have the following settings:

- Memport: specifies the memory interface type.
- **SP Tag**: a user-defined tag that can be used to reference the port in v++ in addition to the physical port name (optional). This tag must be unique.
- **Memory**: specifies the associated MIG IP instance and address segment (optional). This option must reference an existing.

**Note:** Enabling an interface does not change the block design or the IP parametrization in any way. The block design captures this additional meta-data so that the Vitis™ tool knows what interfaces, clocks, resets, and so forth, are available to be used by the hardware functions.

#### **AXI Stream Port**

These ports have the following settings:

- **Type**: Specifies the type as M\_AXIS for a general-purpose AXI master port or S\_AXIS as a high-performance AXI slave port.
- **SP Tag**: A user-defined tag that can be used to reference the port in v++ in addition to the physical port name (optional). This tag must be unique.

#### Clock

A platform can have one or more clocks. There must be at least one enabled clock interface within the platform. Once enabled, clock ports have the following settings:

- ID: specifies the numeric id of the clock. This value must be unique and greater than 0.
- **Is Default**: specifies the default clock for the platform. There must be one default clock identified.
- Proc Sys Reset: identifies the associated reset block for the clock that provides the synchronized resets. Every clock must have a Processor System Reset IP block to synchronize the reset to these respective clock domains.
- **Status**: defines whether the clock rate is fixed or scalable.
- **Frequency**: specifies the clock frequency in MHz.



#### **Interrupt**

There are no settings for interrupt interfaces. Interrupts are typically connected in platform via Concat block. The input of the Concat block can connect to multiple interrupt sources. It's possible for platforms to leave the input of the Concat block unconnected such that interrupts from hardware functions can connect to this unconnected input.

#### Memory

Specifies the memory subsystem if defined within the platform. There are no settings for this type.

#### **Platform Name**


Assigns the name, board, vendor, and version of the platform.

## **Exporting Platforms to Vitis**

To start software development, user can export the hardware definition (XSA) to Vitis<sup>™</sup> software environment after generating the design. This exports the necessary XML files needed for Vitis to interpret the IPs used in the design and also exports the memory mapping from the processor perspective. After a bitstream is generated and the design is exported, then the device can be downloaded and the software can run on the processor within the platform. The hardware can be exported at two stages in the design flow: pre-synthesis and post-implementation.

To export the hardware prior to synthesis, use the following steps:


- 1. In the Flow Navigator, under IP integrator, click **Generate Block Design**. Alternatively, select the BD in the Sources window, then right-click and select **Generate Output Products**.
- 2. In the Generate Output Products dialog box, select the appropriate option, and click **Generate**.




3. To export the platform, click **Export Platform** button or select **File → Export → Export Platform**.



- 4. The Export Platform wizard guides user through the export process to Vitis or Petalinux software tools. User needs to provide the name and location of exported files and specify the platform properties.
- 5. Click Next to specify the platform type first. Options are exporting project files to be used for hardware, emulation, or both.



- 6. Next user selects between the tow implementation state of the platform (pre-synthesis or post-implementation) to indicate the starting point for Vivado flow under v++.
- 7. Next enter the platform properties including: name, vendor, board, version, description. This step also allows user to set the Tcl and constraints used by Vitis when compiling designs with this platform for Vivado implementation runs.



- 8. In the next stage, user enters the name of the platform as well as the location where XSA files will be stored.
- 9. Review the settings for the platform. To export the platform, click **Finish**.

For more information on exporting platforms, see Generating Basic Software Platforms Reference Guide (UG1138).





# Additional Resources and Legal Notices

### **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

#### **Solution Centers**

See the Xilinx Solution Centers for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

## **Documentation Navigator and Design Hubs**

Xilinx® Documentation Navigator (DocNav) provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

- From the Vivado<sup>®</sup> IDE, select Help → Documentation and Tutorials.
- On Windows, select Start → All Programs → Xilinx Design Tools → DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In DocNay, click the **Design Hubs View** tab.
- On the Xilinx website, see the Design Hubs page.



Note: For more information on DocNay, see the Documentation Navigator page on the Xilinx website.

### References

These documents provide supplemental material useful with this guide:

- 1. Vivado Design Suite Tcl Command Reference Guide (UG835)
- 2. Vivado Design Suite User Guide: Design Flows Overview (UG892)
- 3. Vivado Design Suite User Guide: System-Level Design Entry (UG895)
- 4. Vivado Design Suite User Guide: Designing with IP (UG896)
- 5. Vivado Design Suite User Guide: Embedded Processor Hardware Design (UG898)
- 6. Vivado Design Suite User Guide: Using Constraints (UG903)
- 7. Vivado Design Suite User Guide: Programming and Debugging (UG908)
- 8. ISE to Vivado Design Suite Migration Guide (UG911)
- 9. UltraFast Design Methodology Guide for Xilinx FPGAs and SoCs (UG949)
- 10. Vivado Design Suite Tutorial: Designing IP Subsystems Using IP Integrator (UG995)
- 11. Vivado Design Suite User Guide: Creating and Packaging Custom IP (UG1118)
- 12. Xilinx Software Command-Line Tool in the Embedded Software Development flow of the Vitis Unified Software Platform Documentation (UG1416)
- 13. Zynq-7000 SoC and 7 series Devices Memory Interface Solutions (UG586)
- 14. AXI Interrupt Controller (INTC) LogiCORE IP Product Guide (PG099)
- 15. UltraScale Architecture-Based FPGAs Memory IP LogiCORE IP Product Guide (PG150)
- 16. Integrated Logic Analyzer LogiCORE IP Product Guide (PG172)
- 17. System Integrated Logic Analyzer LogiCORE IP Product Guide (PG261)
- 18. LogiCORE IP Utility Vector Logic Product Brief (PB046)
- 19. LogiCORE IP Utility Reduced Logic Product Brief (PB045)
- 20. LogiCORE IP Constant Product Brief (PB040)
- 21. LogiCORE IP Concat Product Brief (PB041)
- 22. LogiCORE IP Slice Product Brief (PB042)
- 23. LogiCORE IP Utility Buffer Product Brief (PB043)
- 24. Vitis Unified Software Platform Documentation (UG1416)
- 25. Vivado Design Suite Documentation



## Training Resources

Xilinx® provides a variety of training courses and QuickTake videos to help you learn more about the concepts presented in this document. Use these links to explore related training resources:

- 1. Vivado Design Suite QuickTake Video: Designing with Vivado® IP integrator
- 2. Vivado Design Suite QuickTake Video: Targeting Zyng® Devices Using Vivado®IP integrator
- 3. Vivado Design Suite QuickTake Video: AXI Interface Debug Using IP integrator
- 4. Designing FPGAs Using the Vivado Design Suite 2
- 5. Vivado Design Suite Embedded Systems Design Training Course
- 6. Vivado Design Suite Advanced Embedded Systems Design Training Course

## **Please Read: Important Legal Notices**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https:// www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.



#### **AUTOMOTIVE APPLICATIONS DISCLAIMER**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

#### Copyright

© Copyright 2021 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.