

Vivado Design Suite User Guide

Embedded Processor Hardware Design

UG898 (v2020.2) November 18, 2020





Revision History

11/18/2020: Released with Vivado® Design Suite 2020.2 without changes from 2020.1.

Section	Revision Summary
06/10/2020 Versior	e Early Access Draft
General Updates	Updated for 2020.1 tools release





Table of Contents

Revision History	2
Chapter 1: Introduction	5
Device Tools Flow Overview	5
General Steps for Creating an Embedded Processor Design	7
Completing Connections Using Designer Assistance	9
Making Manual Connections in a Design	15
Manually Creating and Connecting to I/O Ports	16
Enhanced Designer Assistance	17
Platform Board Flow in IP Integrator	18
Memory-Mapping in the Address Editor	19
Adding RTL to Block Design	
Running Design Rule Checks	24
Integrating a Block Design in the Top-Level Design	24
Vivado Pin Planner View of PS I/O	26
Vivado IDE Generated Embedded Files	
Using the Vitis software platform	27
Chapter 2: Using a Zynq UltraScale+ MPSoC Device in an	
Embedded Design	30
Designing Zynq UltraScale+ MPSoC Devices	
Overview of Zynq UltraScale+ MPSoc Configurations	33
Validation IP	56
Finishing the Design	56
Additional Resources for Zynq Ultrascale+ MPSoC Embedded Design flow	57
Chapter 3: Using a Zynq-7000 Processor in an Embedded Desig	JN 58
Designing with Zynq-7000 Processors	58

Designing with Zynq-7000 Processors	58
Overview of the Zynq-7000 Block Design and Configuration Window	62
Using the Programmable Logic (PL)	80
Additional Resources for Zynq-7000 SoC Embedded Design Flow	83



Chapter 4: Using a MicroBlaze Processor in an Embedded	Design 84
Creating a MicroBlaze Processor Design	85
Using the MicroBlaze Configuration Window	
Cross-Trigger Feature of MicroBlaze Processors	112
Custom Logic	116
Embedded IP Catalog	117
Completing Connections	
Multiple MicroBlaze Processor Designs	125
Chapter 5: Designing with the Memory IP Core	133
Adding the Memory IP	133
Chapter 6: Reset and Clock Topologies in IP Integrator	144
MicroBlaze Design without a Memory IP Core	144
MicroBlaze Design with a Memory IP Core	148
Zynq Design without PL Logic	151
Zynq-7000 Design with PL Logic	153
Zynq Design with a Memory IP Core in the PL	159
Designs with Memory IP and the Clocking Wizard	
Chapter 7: Using UpdateMEM to Update BIT files with MM ELF Data	

Using UpdateMEM	
Memory (MEM) Files	
BRAM Memory Map Info (MMI) File	
Xilinx Parameterized Macros (XPM) Memories	
XiiiiX Turumetenzeu Maeros (Xi M) Merromes	
Appendix A: Additional Resources and Legal Notices	180
Appendix A: Additional Resources and Legal Notices	180
Appendix A: Additional Resources and Legal Notices Xilinx Resources	180 180

Send Feedback



Chapter 1

Introduction

This chapter provides an introduction to using the Xilinx[®] Vivado[®] Design Suite flow for programming an embedded design using the Zynq[®] UltraScale+[™] MPSoC device, the Zynq[®]-7000 SoC device, or the MicroBlaze[™] processor.

Embedded systems are complex. Hardware and software portions of an embedded design are projects in themselves. Merging the two design components so that they function as one system creates additional challenges. Add an FPGA design project, and the situation can become very complicated.

To simplify the design process, Xilinx provides several sets of tools with which you need to become acquainted. The following describes a few of the basic tool names and acronyms for these tools.

The Vivado Integrated Design Environment (IDE) includes the IP integrator tool, which you can use to *stitch* together a processor-based design. This tool, combined with the Xilinx Vitis[™] software platform, provide an integrated environment to design and debug microprocessor-based systems and embedded software applications.

For an example of working with embedded processors, hardware and software cross-triggering, and debugging designs, see the Vivado Design Suite Tutorial: Embedded Processor Hardware Design (UG940). In this tutorial, you use the Vivado IP integrator tool to build embedded processor designs, and then debug the design with the Vitis software development platform and the Vivado Integrated Logic Analyzer (ILA).

The following section provides an overview of the general hardware and software flow and the related information for generating an embedded design with a Xilinx processor. These sections apply to all Xilinx processor development.

Device Tools Flow Overview

The Vivado tools provide specific flows for programming, based on the processor. The Vivado IDE uses the IP integrator with graphic connectivity screens to specify the device, select peripherals, and configure hardware settings.



You can use the Vivado IP integrator to capture hardware platform information in XML format applications, along with other data files to develop designs for Xilinx processors. Software design tools use the XML to do the following:

- Create and configure board support package (BSP) libraries
- Infer compiler options
- Program the processor logic (PL)
- Define JTAG settings
- Automate other operations that require information about the hardware

The Zynq UltraScale+ MPSoC solution includes the Arm®v8-based Cortex-A53, highperformance, energy-efficient, 64-bit application processor that contains the Arm Cortex-R5 MPCore real-time processor. Use Chapter 2: Using a Zynq UltraScale+ MPSoC Device in an Embedded Design to understand how to use IP integrator and other Xilinx tools to create an embedded Zynq MPSoC processor design. For hardware and software specifics, see the following:

- Zynq UltraScale+ Device Technical Reference Manual (UG1085)
- Zynq UltraScale+ MPSoC: Software Developers Guide (UG1137)

The Zynq[®]-7000 SoC solution reduces the complexity of an embedded design by offering an Arm Cortex-A9 dual core as an embedded block, along with programmable logic on a single SoC. Use Chapter 3: Using a Zynq-7000 Processor in an Embedded Design to understand how to use IP integrator and other Xilinx tools to create an embedded Zynq-7000 processor design. For hardware and software specifics, see the following:

- Zynq-7000 SoC Technical Reference Manual (UG585)
- Zynq-7000 SoC Software Developers Guide (UG821)

The MicroBlaze[™] embedded processor is a Reduced Instruction Set Computer (RISC) core, optimized for implementation in Xilinx field programmable gate arrays (FPGAs). Use Chapter 4: Using a MicroBlaze Processor in an Embedded Design to understand how to use IP integrator and other Xilinx tools to create an embedded MicroBlaze processor design. See the MicroBlaze Processor Reference Guide (UG984) for more processor information.

Xilinx provides design tools for developing and debugging software applications for Xilinx processors, including, but not limited to, the following:

- Software IDE
- GNU-based compiler tool-chain
- Debugging tools




These tools let you develop both bare-metal applications that do not require an operating system, and applications for an open-source Linux-based operating system. For Zynq devices, the Vivado IP integrator captures information about the processing system (PS) and peripherals, including configuration settings, register memory-map, and associated logic in the programming logic (PL) fabric. You can then generate a bitstream for PL initialization.

Third-party sources also provide software solutions that support Cortex processors, including, but not limited to: software IDEs, compiler tool-chains, debug and trace tools, embedded OS and software libraries, simulators, and modeling/virtual prototyping tools. Third-party tool solutions vary in the level of integration and direct support for Zynq-7000 devices.

Xilinx provides integration between a hardware design and the software development with an integrated flow down to Vitis software platform: a standalone product that is available for download from the Xilinx website www.xilinx.com. See the Vitis Unified Software Platform Documentation (UG1416) for more information about how to use the tool.

The following figure illustrates the tools flow for the embedded hardware of a Zynq device:

Figure 1: Hardware Design Tool Handoff to Software Tools



General Steps for Creating an Embedded Processor Design

To complete an embedded processor design, you typically go through the following steps:

- 1. Create a new Vivado Design Suite project.
- 2. Create a block design in the IP integrator tool and instantiate a Xilinx processor, along with any other Xilinx IP or your custom IP.
- 3. Generate Output Products of the IP in the block design with the correct synthesis mode option.
- 4. Create a top-level wrapper and instantiate the block design into a top-level RTL design.



- 5. Run the top-level design through synthesis and implementation, and then export the hardware to the Vitis software platform.
- 6. Create your software application. In the Vitis software platform, associate the Executable Linkable File (ELF) file with the hardware design.
- (For MicroBlaze processors only). Use the Xilinx updatemem utility to merge the ELF and Memory Map Information (MMI) for the block Rams with the hardware device bitstream. See Chapter 7: Using UpdateMEM to Update BIT files with MMI and ELF Data for information about this utility.
- 8. Program into the target board.

Embedded IP Catalog

The Vivado Design Suite IP catalog is a unified repository that lets you search, review detailed information, and view associated documentation for the IP.

After you add the third-party or customer IP to the Vivado Design Suite IP catalog, you can access the IP through the Vivado Design Suite flows. The following figure shows a portion of the Vivado IDE IP integrator IP catalog.

Search: Q-	
1G/2.5G Ethernet PCS/PMA or SGMII	1
👎 2D Graphics Accelerator Bit Block Transfer	
3GPP LTE Channel Estimator	
P 3GPP LTE MIMO Decoder	
3GPP LTE MIMO Encoder	
👎 3GPPLTE Turbo Encoder	
👎 3GPP Mixed Mode Turbo Decoder	
👎 3GPP Turbo Encoder	
👎 10G Ethernet MAC	
👎 Accumulator	
₽ Adder/Subtracter	
₽ AHB-Lite to AXI Bridge	
Audio I2S Transmitter/Receiver	
ENTER to select, ESC to cancel, Ctrl+Q for IP details	

Figure 2: IP Integrator IP Catalog



Completing Connections Using Designer Assistance

In Zynq processors, after you have configured the processor system (PS) for a Xilinx processor device, you can instantiate other IP that go in the programmer logic (PL) portion of the device.

In the IP integrator diagram area, right-click and select Add IP.

The Vivado IP integrator provides two built-in features to assist you in completing the rest of your IP subsystem design: *Block Automation* and *Connection Automation*. These features help you put together a basic microprocessor system in the IP integrator tool and connect ports to external I/O ports.



IMPORTANT! The following section uses a ZYNQ7 processor for illustration. The features are the same regardless of the processor you use.

Block Automation

Block Automation is available when a Xilinx processor has subsystem IP instantiated in the block design of the IP integrator tool.

Click **Run Block Automation** to get assistance with putting together a simple ZYNQ Processing System, as shown in the following figure.






Figure 3: Run Block Automation Feature

The Run Block Automation dialog box in the following figure shows the options available for automation, as shown in the following figure. If you are working with a targeted reference board, you can enable the board presets by checking the Apply Board Preset check box.



Figure 4: **Run Block Automation for ZYNQ7 Dialog Box**

Run Block Automation Automatically make connections in your design configuration options on the right.	by checking the boxes of the blocks to connect. Select a block on the left to display its
Q X ♦ ✓ All Automation (2 out of 1 selected) ✓ Processing_system7_1	Description This option sets the board preset on the Processing System. All current properties will be overwritten by the board preset. This action cannot be undone. Zynq7 block automation applies current board preset and generates external connections for FIXED_IO, Trigger and DDR interfaces. NOTE: Apply Board Preset will discard existing IP configuration - please uncheck this box, if you wish to retain previous configuration. Instance: /processing_system7_1 Options Make Interface External: FIXED_IO, DDR Apply Board Preset: Cross Trigger In: Disable Cross Irigger Out:
?	OK Cancel

When you click OK, the Block Automation feature creates the basic system, as shown in the following figure.

Figure 5: IP Integrator Canvas after Running Block Automation

Diagram × Address Editor × ?	- C
$\textcircled{\begin{tabular}{c} 0 \\ \hline 0$	۰
processing_system7_1	
- M_AXI_GP0_ACLK ZYNQ. TTC0_WAVE0_OUT TTC0_WAVE0_OUT TTC0_WAVE0_OUT TTC0_WAVE0_OUT FCLK_CLK0 FCLK_RESET0_N O	
ZYNQ7 Processing System	



You can also enable the cross-trigger feature by selecting the appropriate function using the Cross Trigger In and Cross Trigger Out fields of the Block Automation dialog box.

Figure 6: Using Run Block Automation Dialog Box to Enable Cross Trigger Feature

🔶 Run Block Automation	
Automatically make connections in your design b configuration options on the right.	oy checking the boxes of the blocks to connect. Select a block on the left to display its
Q X ♦ ~ ✓ All Automation (1 out of 1 selected) ✓ ♥ processing_system7_1	Description This option sets the board preset on the Processing System. All current properties will be overwritten by the board preset. This action cannot be undone. Zynq7 block automation applies current board preset and generates external connections for FIXED_IO, Trigger and DDR interfaces. NOTE: Apply Board Preset will discard existing IP configuration - please uncheck this box, if you wish to retain previous configuration. Instance: /processing_system7_1 Options Make Interface External: FIXED_IO, DDR Apply Board Preset Cross Trigger In: Enable Cross Trigger Out:
?	OK Cancel

The default value for the Cross Trigger In and Cross Trigger Out fields is Disable; however, you can use the cross-trigger by selecting the Enable and New ILA options.

Selecting Enable for Cross Trigger In and Cross Trigger Out exposes only one of the available cross-trigger pins in ZYNQ7. The connectivity to these pins is left for you to complete.







Figure 7: Cross Trigger Pins in ZYNQ7

When you select the New ILA option, it not only enables the cross-trigger pins, it also connects them to an Integrated Logic Analyzer (ILA) core.

Figure 8: Cross Trigger Pins Connected to an ILA Using Block Automation



The Vivado IP integrator tool also provides a Board Automation feature when using a Xilinx Target Reference Platform, such as the ZC702. See Platform Board Flow in IP Integrator for more information.

This feature provides connectivity of the ports of an IP to the FPGA pins on the target board. The IP configures accordingly, and based on your selections, connects the I/O ports. Board Automation automatically generates the physical constraints for those IP that require physical constraints.



In Figure 5: IP Integrator Canvas after Running Block Automation, observe that the external DDR and FIXED_IO interfaces connect to external ports.


Using Connection Automation

If the IP integrator tool determines that a potential connection exists among the instantiated IP in the canvas, it opens the Connection Automation feature.

In the following figure, the AXI BRAM Controller and the Block Memory Generator IP are instantiated along with the ZYNQ7 Processing System IP.

The IP integrator tool determines that a potential connection exists between the AXI BRAM Controller and the ZYNQ7 IP; consequently, Connection Automation is available, as shown in the following figure.

Figure 9: Using Run Connection Automation Feature to Complete Connectivity



In this example, clicking **Run Connection Automation** instantiates an AXI Interconnect, a Block Memory Generator, and a Proc Sys Reset IP, connects the AXI BRAM Controller to the ZYNQ PS IP using AXI SmartConnect, and appropriately connects the Proc Sys Reset IP.

See this link to Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994) for a description of the differences between AXI Interconnect and AXI SmartConnect.

The following figure shows the final result.






Figure 10: Block Design After Using Connection Automation

Making Manual Connections in a Design

The following figure shows how you can connect the ILA SLOT_0_AXI or the clk pin to the clock and the AXI interface that needs to be monitored in the design. You can do this manually.

As you move the cursor near an interface or pin connector on an IP block, the cursor changes to a pencil. Click an interface or pin connector on an IP block, and drag the connection to the destination block.

The following figure illustrates the use of manual connections.






Figure 11: Manually Connecting Ports

Manually Creating and Connecting to I/O Ports

You can manually create external I/O ports in the Vivado IP integrator by connecting signals or interfaces to external I/O ports then selecting a pin, a bus, or an interface connection.

To manually create/connect to an I/O port, right-click the port in the block diagram, and then select one of the following from the right-click menu:

- Make External: Use the Ctrl+Click keyboard combination to select multiple pins and invoke the Make External connection. This command ties a pin on an IP to an I/O port on the block design.
- Create Port: Creates non-interface signals, such as a clock, reset, or uart_txd. The Create Port option gives more control in terms of specifying the input and output, the bit-width and the type (clk, reset, or data). In case of a clock, you can even specify the input frequency.
- Create Interface Port: Creates ports on the interface for groupings of signals that share a common function. For example, the S_AXI is an interface port on several Xilinx IP. The command gives more control in terms of specifying the interface type and the mode (master or slave).



Enhanced Designer Assistance

The IP integrator tool offers enhanced designer assistance when an AXI4-Stream interface is to be connected to an AXI4 memory-mapped interface. As an example, the following figure shows a FIR Compiler IP with a streaming interface is to be connected to the slave ACP port of the processing_system7_0.





Figure 12: Connecting Streaming Interface to a Memory-Mapped Interface

To use the enhanced designer assistance you must make a direct connection between the M_AXIS_DATA interface pin of the FIR Compiler and the S_AXI_ACP port of the ZYNQ7 processing system as shown in the following figure.

Figure 13: Invoking Enhanced Designer Assistance



ZYNQ7 Processing System

The Make Connection dialog box, shown in the following figure, informs you that the Stream Bus Interface /fir_compiler_0/M_AXIS_DATA will be connected to the memory-mapped businterface /processing_system7_0/S_AXI_ACP. It also offers the user different options for clocking on the streaming memory-mapped interface. The default is Auto.




Figure 14: Make Connection Dialog Box for Enhanced Designer Assistance

\lambda Make Connection	×
Connect AXI4 Stream bus-interface /fir_compiler_0/M_AXIS_DA /processing_system7_0/S_AXI_ACP.	TA to an AXI4 MemoryMapped bus-interface
Bridge IP to connect AXI4 MemoryMapped and AXI4 Stream inte	rfaces : New AXI DMA (High/Medium frequency transfer)
Connect /fir_compiler_0/S_AXIS_DATA :	
AXI4 Stream Clock (for unconnected clks) :	Auto
AXI4 MemoryMapped Clock (for unconnected clks) :	Auto
- , ,	/processing_system7_0/FCLK_CLK0 (50 MHz)
	New Clocking Wizard (100 MHz)
	New External Port (100 MHz)

The enhanced designer assistance instantiates a DMA core configured to do High/Medium frequency transfers and makes the appropriate connection when you choose to click OK after selecting the proper settings, as shown in the following figure.

Figure 15: Connections Made after Using Enhanced Designer Assistance



The enhanced designer assistance instantiates an AXI Subset Converter, an AXI Direct Memory Access and an AXI Interconnect to make the connection between the streaming interface of the FIR Compiler and the ACP port of PS7. The AXI4-Stream Subset Converter provides a solution for connecting slightly incompatible AXI4-Stream signal sets together. The IP has configurable AXI4-Stream signals for each interface that allows one to convert one signal set to another in a consistent manner.

Platform Board Flow in IP Integrator

The Vivado[®] Design Suite is *board-aware*. The tools know the various components present on the target board and can customize an IP to be instantiated and configured to connect to the components of a particular board.





The IP integrator shows all the components present on the board in a separate tab called the Board tab.

When you use this tab to select components and the designer assistance offered by IP integrator, you can easily connect your design to the components of your choice. I/O constraints are automatically generated as a part of using this flow.

See this link in the Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994) for more information.

Memory-Mapping in the Address Editor

While memory-mapping of the peripherals (slaves) instantiated in the block design are automatically assigned, you can a manually assign the addresses also. To generate the address map for this design, do the following:

- 1. Click the Address Editor tab above the diagram.
- 2. Click the Auto Assign Address button (bottom on the left side).

You can manually set addresses by entering values in the Offset Address and Range columns. See this link in the Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994) for more information.



Diagram	× Address Editor ×				
Q 🔮	Image:				
Cell	Auto Assign Address	e Slave Segment	Offset Address	Range	High Address
v 👎 proces	sing_system7_0				
∨ ⊞ Dat	a (32 address bits : 0x4000000	00 [1G])			
~ E (Jnmapped Slaves (2)				
0	axi_bram_ctrl_S_AXI	Mem0			
	∞ axi_gpio_0 S_AXI	Reg			

 \bigcirc

TIP: The Address Editor tab only opens if the diagram contains an IP such as the Zynq-7000 SoC or Zynq UltraScale+ MPSoC device that functions as a bus master in the design.




Adding RTL to Block Design

The Module Reference feature of the Vivado IP integrator lets you quickly add a module or entity definition from a Verilog or VHDL source file directly into your block design. While this feature does have limitations, it provides a means of quickly adding RTL modules without having to go through the process of packaging the RTL as an IP to be added through theVivado IP catalog. Both flows have their benefits and costs:

- The Package IP flow is rigorous and time consuming, but it offers a well-defined IP that can managed through the IP catalog, used in multiple designs, and upgraded as new revisions become available.
- The Module Reference flow is quick, but does not offer the benefits of working through the IP catalog.


To add an RTL module, the source file must already be loaded into the project, as described at this link in the *Vivado Design Suite User Guide: System-Level Design Entry* (UG895). From within the BD select the Add Module command from the right-click or context menu of the design canvas. The Add Module dialog box displays a list of all valid modules defined in the RTL source files that you have previously added to the project. Select one from the list to instantiate it into the BD. The Vivado tools add the module to the BD, and you can make connections to it just as you would with any other IP in the design. The added RTL module displays in the BD with special markings that identify it as an RTL referenced module, as shown in the following figure.





An AI Engine supports AXI4-Stream interface to interface with an IP in the PL. The following paragraphs describe the steps needed to ensure that an AXI4-Stream interface, included as a part of user RTL, is inferred properly by the tools. There are two use cases to consider. If standard AXI naming convention is used, then Vivado will infer the AXI4-Stream interface without any changes required to the code. However, often times RTL designers have custom names for interface pins. In this case, you need to insert some pragmas in the RTL code for proper port mapping of user names with standard AXI4 names. An example of a standard naming convention is shown in the following snippet code.

Because a standard naming convention is used in the snippet, the Vivado tools will properly infer the slave AXI4-Stream interface. When this module is instantiated on the block design canvas, it appears as follows.






Following is a code snippet of the case where all the AXI4-Stream interface pin names are custom. Even the AXI4-Stream interface is called my_sol_axis .

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity my_module is
 port (
  my_tdata : in std_logic_vector(31 downto 0); -- Transfer Data (optional)
  my_tstrb : in std_logic_vector(3 downto 0); -- Transfer Data Byte Strobes
(optional
  my_tlast : in std_logic; -- Packet Boundary Indicator (optional)
  my_tvalid : in std_logic; -- Transfer valid (required)
my_tready : out std_logic; -- Transfer ready (optional)
  my_axis_aclk : in std_logic; -- AXIS Clock
  my_axis_aresetn : in std_logic -- AXIS Reset
  ) :
end my_module;
architecture arch_impl of my_module is
  ATTRIBUTE X_INTERFACE_INFO : STRING;
  ATTRIBUTE X_INTERFACE_INFO of my_tdata: SIGNAL is
"xilinx.com:interface:axis:1.0 my_s00_axis TDATA"
  ATTRIBUTE X_INTERFACE_INFO of my_tstrb: SIGNAL is
"xilinx.com:interface:axis:1.0 my_s00_axis TSTRB";
  ATTRIBUTE X_INTERFACE_INFO of my_tlast: SIGNAL is
"xilinx.com:interface:axis:1.0 my_s00_axis TLAST";
  ATTRIBUTE X_INTERFACE_INFO of my_tvalid: SIGNAL is
"xilinx.com:interface:axis:1.0 my_s00_axis TVALID";
  ATTRIBUTE X_INTERFACE_INFO of my_tready: SIGNAL is
"xilinx.com:interface:axis:1.0 my_s00_axis TREADY";
  ATTRIBUTE X_INTERFACE_INFO : STRING;
  ATTRIBUTE X_INTERFACE_INFO of my_axis_aclk: SIGNAL is
"xilinx.com:signal:clock:1.0 my_axis_aclk CLK";
  ATTRIBUTE X_INTERFACE_PARAMETER : STRING;
  ATTRIBUTE X_INTERFACE_PARAMETER of my_axis_aclk: SIGNAL is
"ASSOCIATED_BUSIF my_s00_axis, ASSOCIATED_RESET my_axis_areset_n, FREQ_HZ
10000000";
begin
-- user logic here
```


end arch_impl;

When this RTL is instantiated on the block design, you will see that all interface signals are bundled properly in the interface and the clock and reset are associated properly to that interface.





In general these pragmas are defined in the Language Templates provided by the Vivado tools. To access the Language Template, click Language Templates under PROJECT MANAGER in the Flow Navigator.



In the Language Templates dialog box, navigate to the interface definition desired. As an example, the following figure shows attributes needed for the AXI4-Stream interface. It is under VHDL (or Verilog) \rightarrow IP Integrator HDL \rightarrow AXI4 Interfaces \rightarrow AXI4-Stream. You can copy and paste the template into your RTL code and make modifications to it as shown in the previous snippet code.



	Language Templates	
elect a language template		- 🏄
Templates	Preview	
Q X Image: Advanced Interfaces > Device Macro Instantiation > Device Primitive Instantiation > Device Prime Prime > Device Prime > Device Prime > Signal Interfaces > Device Prime > Signal I	<pre>> Normally AXI is automatically inferred. However, if the names of your ports do not i the creation of an interface and map the physical ports to the logical ports by using attribute before each physical port rarameters are typically computed by the Block Diagram and annotated onto the cell (i axis - AMBA AXI4-Stream Interface (slave directions) Allowed parameters; - CLK_COMMIN - Clk Domain (string default: dolanks) HMSE - Phase (float) - PMASE - Phase (float) - PMASE - Phase (logi) (float default: dolanks) - AVERED PWETACATA - Layered Metadata (string default: dolanks) - ANS_TAST - Has Tast (logg) (false - 0, true - 1) - HAS_TSTRB - Has Tstrb (long) (false - 0, true - 1) - HAS_TSTRB - Has Tstrb (long) (false - 0, true - 1) - HAS_TSTRB - Has Tstrb (long) - TDISER WIDTH - Tuser Width (long) - TDISER WIDTH - Tuser Width (long) - TDISER WIDTH - Tid Width (long) - TCATA_MUM_BYTES - Tdata Num Bytes (long) - TDIATA_MUM_BYTES - Tdata Num Bytes (long) - Stdata : in std logic vector(<left_bound> downto 0); Transfer ID tag (optional) - Stdata : in std logic vector(<left_bound> downto 0); Transfer Deta (optional) - Stdata : in std logic (vector(<left_bound> downto 0); Transfer Data (optional) - Stdata : in std logic vector(<left_bound> downto 0); Transfer Data (optional) - Stdata : in std logic (vector(<left_bound> downto 0); Transfer Data (optional) - Stdata : in std logic (vector(<left_bound> downto 0); Transfer Data (optional) - Stdata : in std logic vector(<left_bound> downto 0); Transfer Data (optional) - Stdata : in std logic (vector(<left_bound> downto 0); Transfer Data (optional) - Stdata : in std logic vector(<left_bound> downto 0); Transfer Data (optional) - Stdata : in std logic vector(<left_bound> downto 0); Transfer Data (optional) - Normafer Data (optional) - Normafer Data (optional) - Normafer Data (optional) -</left_bound></left_bound></left_bound></left_bound></left_bound></left_bound></left_bound></left_bound></left_bound></left_bound></pre>	g the X no need

RTL can also be packaged as a custom IP. For more information on this flow refer to Vivado Design Suite User Guide: Creating and Packaging Custom IP (UG1118).

Running Design Rule Checks

The Vivado IP integrator runs basic DRCs in real time as you put the design together. However, errors can occur during design creation. For example, the frequency on a clock pin might not be set correctly.

To run a comprehensive DRC, click the Validate Design button \mathbf{M} .

If no warnings or errors occur in the design, a validation dialog box displays to confirm that there are no errors or critical warnings in your design.

Integrating a Block Design in the Top-Level Design

After you complete the block design and validate the design, there are two more steps required to complete the design:

Send Feedback



- Generate the output products
- Create a HDL wrapper

Generating output products makes the source files and the appropriate constraints for the IP available in the Vivado IDE Sources window.

Depending upon what you selected as the target language during project creation, the IP integrator tool generates the appropriate files. If the Vivado IDE cannot generate the source files for a particular IP in the specified target language, a message displays in the console.

Generating Output Products

To generate output products, do one of the following:

- In the Block Design panel, expand the Design Sources hierarchy and select **Generate Output Products**.
- In the Flow Navigator panel, under IP Integrator, click Generate Block Design.

The Vivado Design Suite generates the HDL source files and the appropriate constraints for all the IP used in the block design. The source files are generated based upon the Target Language that you select during project creation, or in the Settings dialog box. See this link to the Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994), for more information on generating output products.

Creating an HDL Wrapper

You can integrate an IP integrator block design into a higher-level design. To do so, instantiate the design in a higher-level HDL file.

To instantiate at a higher level, in the Design Sources hierarchy of the Block Design panel, rightclick the design and select **Create HDL Wrapper**, as shown in the following figure.

Sources × Design	Signals Board	? _ 🗆 🖸
Q ¥ € +	? 0	•
✓		
> 🕬 👪 base_zy	Source Node Properties	Ctrl+E
🙏 design	Open File	operties CtrI+E Alt+O
$\mathbf{Q} \mid \mathbf{X} \mid \mathbf{a} \mid $		
> 🖻 Constraints	Create HDL Wrapper	
> 📄 Simulation So	View Instantiation Template	
	 O Source Node Properties Ctrl+E Open File Alt+O Create HDL Wrapper View Instantiation Template Generate Output Products 	
Hierarchy IP Sou	Reset Output Products	

Figure 17: Creating an HDL Wrapper



Vivado offers two choices for creating an HDL wrapper, as shown in the following figure:

- Let Vivado create and automatically update the wrapper, which is the default option.
- Create a user-modifiable script, which you can edit and maintain. Choosing this option requires that you update the wrapper every time you make port-level changes in the block design.

Figure 18: Create HDL Wrapper Dialog Box

Create HDL Wrapper You can either add or copy the HDL wrapper file to the project. Use copy option if you would like to modify this file. Options Options © Copy generated wrapper to allow user edits I Let Vivado manage wrapper and auto-update				
	A			
Options				
Copy generated wrapper to allow user edits				
Let Vivado manage wrapper and auto-update				
ОК С	ancel			

This generates a top-level HDL file for the IP integrator subsystem. You can now take your design through the other design flows: elaboration, synthesis, and implementation.

Vivado Pin Planner View of PS I/O

See the Zynq-7000 SoC PCB Design Guide (UG933) for a detailed description of guidelines for PCB pin-planning and design for these devices.

Vivado IDE Generated Embedded Files

When you export a processor hardware design from the Vivado IP integrator tool to the Vitis software platform, the IP integrator generates a Xilinx Software Archive (XSA) file with a .xsa extension. The archive contains the files listed in the following table for ZYNQ7 designs.

Table 1: Files	Generated	by IP	Integrator	
TUDIE T. FILES	Generateu	Dy IF	integrator	

File	Description
ps<#>_init.c ps<#>_init.h	These files contain the initialization code for the Zynq Processing System and initialization settings for DDR, clocks, PLLs, and MIOs. The Vitis software platform uses these settings when initializing the processing system so that applications can run on top of the processing system. Some settings in the processing system are in a fixed state for the ZC702 evaluation board.



Table 1: Files Generated by IP Integrator (cont'd)

File	Description
ps<#>_init.tcl	The Tcl version of the INIT file.
ps<#>_init.html	Describes the initialization data.

See the relevant Software Developers User Guide for the processor in question to obtain more information about generated files.

Using the Vitis software platform

The Vitis software platform IDE provides a complete environment for creating software applications targeted for Xilinx embedded processors. It includes:

- A GNU-based compiler toolchain (GCC compiler, TCF System debugger, utilities, and libraries)
- A JTAG debugger
- A flash programmer
- Drivers for Xilinx IP and bare-metal board support packages
- Middleware libraries for application-specific functions
- An IDE for C/C++ bare-metal and Linux application development and debugging

Based upon the open source Eclipse platform, the Vitis software platform incorporates the C/C+ + Development Toolkit (CDT).

Features of the Vitis software platform include:

- C/C++ code editor and compilation environment
- Project management
- Application build configuration and automatic make file generation
- Error navigation
- Integrated environment for debugging and profiling embedded targets
- Additional functionality available using third-party plug-ins, including source code version control



Exporting a Hardware Description

Once a design has been implemented and the bitstream generated, you can export the design to the Vitis[™] software platform for software application development. In rare cases where the Processing Logic does not contain any logic at all, you can also export the design without implementing or generating the bitstream.

To export your design, do the following:

1. In the main Vivado IDE, select File \rightarrow Export \rightarrow Export Hardware.

The Export Hardware dialog box opens, as shown in the following figure.

À Export Hardwar	e	×
Export hardware development tool	platform for software s.	4
Include bitst	ream	
XSA file name:	design_1_wrapper	8
Export to: C:/	Temp/ps_proj	⊗
?	OK	Cancel

2. In the Export Hardware dialog box, check the **Include bitstream** check box if the bitstream has already been generated.

Note: In a project-based flow, typically the **Export to** field is set to the local project directory, but it can be changed as required.

3. After the hardware definition has been exported, select **Tools** → **Launch Vitis** to launch the Vitis software platform from Vivado.

The Eclipse Launcher dialog box opens, as shown in the following figure.

elect a directory as workspace		
erect a directory as increasing		
Vitis IDE uses the workspace directory to store its preferences and deve	alopment artifacts.	
Workspace C:\tutorials\2019.2\UG940\Jab3_vitis	v	Browse
Use this as the default and do not ask again		
Restore other Workspace		
Recent Workspaces		

The Workspace field should be populated with the name of the directory where the software application project is to be created.



After you export the hardware definition to the Vitis software platform, and launch, you can start writing your software application.

You can perform further debug and software download from the Vitis software platform.

Alternatively, you can import the ELF file for the software back into the Vivado tools, and integrate it with the FPGA bitstream for further download and testing.





Chapter 2

Using a Zynq UltraScale+ MPSoC Device in an Embedded Design

This chapter describes the Xilinx[®] Vivado[®] Design Suite flow for working with the Zynq UltraScale+ MPSoC device.

The examples target the Xilinx ZCU102 Rev 1.0 evaluation board and the tool versions in the 2020.x Vivado Design Suite release.

See the Chapter 1: Introduction for programming information that applies to all processors.

Designing Zynq UltraScale+ MPSoC Devices

The software interface for the Xilinx Zynq UltraScale+ MPSoC processing system IP core is named <code>zynq ps8</code>. The Zynq UltraScale+ MPSoC family consists of a system-on-chip (SoC) with an integrated processor system (PS) and a programmer logic (PL) unit, providing an extensible and flexible SoC solution on a single die.


Creating a Design with the Zynq UltraScale+ Processing System

From within a design project that targets the Zynq UltraScale+ MPSoC device, click the **Create Block Design** button to create an empty block design.

1. Click the IP integrator **Create Block Design** option to open the Create Block Design dialog box, where you can enter the **Design Name**, as shown in the following figure.








- 2. Use this dialog box for the additional entries:
 - Create the Block Design as a part of a project, or in a different location that you can specify in the Directory field.
 - Specify the source type by setting the field Specify source set from the pull-down menu.

The Block Design window opens, as shown in the following figure.



3. Select the Add IP option, and a Search box opens where you can search for, and select the ZYNQ UltraScale+ MPSoc, shown in the following figure.

Search: Q- Zynq (1 match)		IP Details	×
P Zyng UltraScale+ MPSoC	Name:	Zynq UltraScale+ MPSoC	
	Version:	3.0	
	Interfaces:	AXI4, AXI4-Stream	
	Description:	Zynq UltraScale+ MPSoC IP	
	Status:	Production	
	License:	Included	
	Change Log:	View Change Log	
	Vendor:	Xilinx, Inc.	
	VLNV:	xilinx.com:ip:zynq_ultra_ps_e:3.0	
	Repository:	C:/Xilinx/Vivado/2017.1/data/ip	
ENTER to select, ESC to cancel, Ctrl+Q for IP details			




When you select the Zynq UltraScale+ MPSoC IP, the Vivado IP integrator adds the IP to the design, and a graphical representation of the processing system displays, as shown in the following figure.



The corresponding Tcl command is create_bd_cell; the syntax is, as follows:

```
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:2.0
zynq_ultra_ps_e_0
```

- Double-click the processing system graphic to invoke the Re-customize IP process, which displays the Re-customize IP for the Zynq UltraScale+ MPSoC dialog box as shown in the following figure.
- Review the contents of the block design. The green colored blocks in the Zynq UltraScale+ MPSoC are configurable items. You can click a green block to open the coordinating configuration options.





Alternatively, you can select the options from the Page Navigator on the left, as shown in the figure above.

You can also enable the Advanced Configuration Mode by checking the Switch to Advanced Mode check box, shown in the following figure. When this option is enabled, the Advanced Configuration, PCIe Configuration, and Isolation Configuration options become available.

Re-customize IP							×
Zynq UltraScale+ MPSoC (3.							A
Page Navigator —	I/O Configuration						
Page Navigator - I/O Configuration Switch To Advanced Mode MIO Voltage Standard PS UltraScale+ Block Design - MIO Voltage Standard I/O Configuration - LVCMOS18 v LVCMOS18 v Clock Configuration - Q -							
Switch To Advanced Mode PS UltraScale+ Block Design VO Configuration Clock Configuration							
I/O Configuration	LVCMOS18 V	LVCMOS18 V LVC	MOS18 🗸	LVCMOS33 V			
Clock Configuration	← Q X ≑	•					
DDR Configuration	Search: Q-						
PS-PL Configuration	Peripheral Low Speed	I/O	Sigr	nal	I/O Type	Drive Strength(mA)	Spee
Advanced Configuration	High Speed Reference Clocks						
PCIe Configuration	Relefence Clocks						
Isolation Configuration	4						>
						OK Can	

Figure 19: ZYNQ UltraScale+ Advanced Mode

Overview of Zynq UltraScale+ MPSoc Configurations

The Zynq UltraScale+ Device Technical Reference Manual (UG1085) provides details on the options available in the Page Navigator of the Zynq UltraScale+ MPSoC Configuration dialog box. The Zynq UltraScale+ MPSoC: Software Developers Guide (UG1137) describes programming the device.

The following sections briefly describes these options.

Zynq UltraScale+ MPSoc Recustomization Window Information

The following figure shows the documentation options in the Re-customize IP window.



Figure 20: Zynq UltraScale+ MPSoc Information

Documentation	🗘 Presets	IP Location
Product Guide		
Change Log		
Product Webpage		
Answer Records		

- **Documentation:** Opens the documentation menu and provides access to the Product Guide, Change Log for the IP, and access the Xilinx website where you can find documentation pertaining to Zynq UltraScale+ MPSoC.
- **Presets:** Lets you view information about the available preset options. You can save the current configuration of PS8 to a file or apply a pre-existing configuration to configure the current instance of the processors. Presets can also be applied to a target board. The available options are Default, ZC702, ZC706, and Zedboard.
- IP Location: Shows the location of the source files created for the IP.

Configuring I/O Peripherals

The ZYNQ UltraScale+ MPSoc has over 20 peripherals available that you can customize. You can route these peripherals directly to the dedicated Multiplexed I/Os (MIO), EMIOs, or GT Lanes as applicable. Peripherals are divided into two categories: Low Speed and High Speed Peripherals.

Low Speed Peripherals: Memory Interfaces

QSPI

The generic Quad-SPI controller meets the requirements for generic low-level access by the software. The controller supports generic and future command sequences and future NOR/ NAND flash devices. Due to the generic nature of the Quad-SPI controller, software can generate any command sequence in any mode.

The Quad-SPI controller supports all features in SPI, dual-SPI, and Quad-SPI modes. The Quad-SPI controller also supports the dual parallel mode, with separate buses, and stacked mode with a shared bus, for two flash devices. The choices for Quad-SPI are **Single**, **Dual Stacked**, and **Dual ParalleI**.

The QSPI I/O can be set with the appropriate slew, drive strength, and pull-up/pull-down options. You can generate an optional Feedback Clk also.

The following figure shows the Quad SPI Configuration options.



Peripheral	I/O	Signal	I/O Type	Drive Strer	ngth(mA)
 Low Speed 					
 Memory Interfaces 					
✓ 🗸 QSPI	Single	~			
QSPI Data Mode	x1	~			
~ QSPI IO	MIO 0 5				
Quad SPI Flash	MIO0	sclk_out	schmitt	✓ 12	~
Quad SPI Flash	MIO1	so_mo1	schmitt	✓ 12	~
Quad SPI Flash	MIO4	si_mi0	schmitt	✓ 12	~
Quad SPI Flash	MIO5	n_ss_out	schmitt	√ 12	~
Feedback Clk					

Figure 21: Configuring QSPI I/O Pins

NAND

The NAND flash controller has an advanced eXtensible interface (AXI) interface, which allows the Arm[®] processor to configure the operational registers sitting inside the NAND flash controller. The block supports the open NAND flash interface working group (ONFI) standards 1.0, 2.0, 2.1, 2.2, 2.3, 3.0, and 3.1.

The NAND flash controller handles all the command, address, and data sequences, manages all the hardware protocols, and allows the users to access NAND flash memory simply by reading or writing into the operational registers. All available options can be set through the Configuration wizard as shown in the following figure.

Peripheral	I/O	Signal	I/O Type	Drive Strength(mA)	
 Memory Interfaces 					
> QSPI					
V 🖌 NAND	MIO 13 25 🛛 👻				
🖌 ReadyBusy 0 Enable	MIO 10 🗸 🗸				
ReadyBusy 1 Enable					
Chip Enable					
Data Strobe Enable					
NAND	MIO10	nfc_rb_n[0]	schmitt 🗸 🗸	12 ~	2
NAND	MIO13	nfc_ce[0]	schmitt 🗸 🗸	12 ~	/
NAND	MIO14	nfc_cle	schmitt 🗸 🗸	12 ~	/
NAND	MIO15	nfc_ale	schmitt 🗸 🗸	12 ~	2
NAND	MIO16	nfc_dq_out[0]	schmitt 🗸 🗸	12 ~	2
NAND	MIO17	nfc_dq_out[1]	schmitt 🗸 🗸	12 ~	2
NAND	MIO18	nfc_dq_out[2]	schmitt 🗸 🗸	12 ~	2
NAND	MIO19	nfc_dq_out[3]	schmitt 🗸 🗸	12 ~	2
NAND	MIO20	nfc_dq_out[4]	schmitt 🗸 🗸	12 ~	2
NAND	MIO21	nfc_dq_out[5]	schmitt 🗸 🗸	12 ~	2
NAND	MIO22	nfc_we_b	schmitt 🗸 🗸	12 ~	/
NAND	MIO23	nfc_dq_out[6]	schmitt 🗸 🗸	12 ~	2
NAND	MIO24	nfc_dq_out[7]	schmitt 🗸 🗸	12 ~	1
NAND	MIO25	nfc_re_n	schmitt 🗸	12 ~	Ĵ

Figure 22: Configuring NAND I/O Pins



SD

The SD 3.0/SDIO 3.0 host controller with an AXI processor interface conforms to the secure digital (SD) host controller standard specification version 3.00. The host controller handles the SDIO/SD protocol at the transmission level, packing data, adding cyclic redundancy check (CRC), start/end bits, and checking for transaction format correctness. The host controller provides for the programmed I/O method and the DMA data transfer method.

In the programmed I/O method, the host processor transfers data using the buffer data port register. The DMA support for the host controller is determined by checking the DMA support in the capabilities register. DMA allows a peripheral to read or write memory without intervention from the CPU. The host controller system address register points to the first data address, and data is accessed sequentially from that address, as shown in the following figure.

`	MIO Voltage Standard										
	Bank0 [MIO 0:25] Bank1 [MI		IO 26:51] Bank2 [MIO 52:77		2:77]	Bank3 [Dedicated]					
	LVCMOS33 🗸	LVCMOS33	~	LVCMOS33	~	LVCMOS33 V					
<u>S</u> e	Search: Q-										
Pe	ripheral	1/0	I/O		Signal	I/O Type	Drive Strength(mA)	Speed	Pull Type	Directio	
~	✓ Low Speed										
	 Memory Interfaces 										
	> QSPI										
	> NAND										
	∽ SD										
	> 🖌 SD 0	M	IIO 13	. 22	~						
	> 🗹 SD 1	M	IIO 39	. 51	~						
	> I/O Peripherals										
	Processing Unit										

Figure 23: Configuring SD I/O Pins

I/O Peripherals

CAN

There are two nearly identical CAN controllers in the PS that are independently operable. The features of the CAN Controller are, as follows:

- Conforms to the ISO 11898-1, CAN 2.0A, and CAN 2.0B standards.
- Standard (11-bit identifier) and extended (29-bit identifier) frames.
- Transmit message FIFO (TXFIFO) with a depth of 64 messages.
- Transmit prioritization through one high-priority transmit buffer (TXHPB).
- Watermark interrupts for TXFIFO and RXFIFO.



- Automatic re-transmission on errors or arbitration loss in normal mode.
- Receive message FIFO (RXFIFO) with a depth of 64 messages.
- Four RX acceptance filters with enables, masks, and IDs.
- Loopback and snoop modes for diagnostic applications.
- Sleep mode with automatic wake-up.
- Maskable error and status interrupts.
- 16-bit time stamping for receive messages.
- Readable RX/TX error counters.

The following figure shows the CAN configuration options.

← Q ≭ +											
Search: Q.											
Peripheral	I/O	Signal	I/O Type	Drive	Strength(mA)	Speed		Pull Type		Directi	on
 I/O Peripherals 											
~ CAN											
✓ ✓ CAN 0	MIO 22 23	~									
MIOCLK											
CAN 0	MIO22	phy_rx	schmitt	/ 12	~	slow	~	pullup	~	in	~
CAN 0	MIO23	phy_tx	schmitt	/ 12	~	slow	~	pullup	~	out	~
✓ ✓ CAN 1	MIO 24 25	~									
MIOCLK											
CAN 1	MIO24	phy_tx	schmitt	/ 12	~	slow	~	pullup	~	out	~
CAN 1	MIO25	phy_rx	schmitt	/ 12	~	slow	~	pullup	~	in	~

Figure 24: Configuring CAN I/O Pins

I2C

The I2C module is a bus controller that can function as a master or a slave in a multi-master design. It supports a wide clock frequency range from DC, approaching up to 400 Kb/s.

In master mode, a transfer can only be initiated by the processor writing the slave address into the I2C address register. The processor is notified of any available received data by a data interrupt or a transfer complete interrupt. If the hold bit is set, the I2C interface holds the clock line (SCL) low after the data is transmitted to support slow processor service. The master can be programmed to use both normal (7-bit) addressing and extended (10-bit) addressing modes. 10-bit addressing is only supported in master mode.

In slave monitor mode, the I2C interface is set up as a master and continues to attempt a transfer to a particular slave until the slave device responds with an ACK. The hold bit can be set to prevent the master from continuing with the transfer, preventing an overflow condition in the slave.



A common feature between master mode and slave mode is the timeout (TO) interrupt flag. If at any point the SCL line is held low by the master or the accessed slave for more than the period specified in the timeout register, a TO interrupt is generated to avoid stall conditions.

Select the appropriate MIO pins for the two I2C controllers from the drop-down menu. An optional interrupt can be generated from the two I2C controllers.

The following figure shows the I2C configuration page.

•	Peripheral	1/0	Signal	I/O Type	Drive Strength(mA)	Speed	Pull Type	Direction
_	✓ I2C							
	✓ ✓ I2C 0	MIO 2 3 🗸 🗸						
	12C 0	MIO2	scl_out	schmitt 🗸	12 🗸	sl 🛩	pullup 😪	inout 🗸
	I2C 0	MIO3	sda_out	schmitt 🗸	12 🗸	sl 👻	pullup 👻	inout ~
	∽ 🗹 I2C 1	MIO 0 1 🛛 👻						
	I2C 1	MIO0	scl_out	schmitt 🗸	12 🗸	sl 👻	pullup 🗸	inout 🗸
	I2C 1	MIO1	sda_out	schmitt 🗸	12 🗸	sl 👻	pullup 🗸	inout 🗸

Figure 25: Configuring I2C I/O Pins

PJTAG

An alternate option for communication with the Arm DAP is through the PJTAG signals. There are six PJTAG interfaces specified in the MIO. Using the MIO SLCR, you can select one of the PJTAG0-5 MIO interfaces to be the PJTAG interface. The PJTAG interface enters the JTAG security gate circuit, which routes the JTAG interfaces around the device.

To use the PJTAG interface, the following conditions must be met:

- The JTAG security gate is disabled by writing to the correct register in the CSU.
- The Arm DAP is not on the JTAG chain.

To prevent security holes, the PJTAG is multiplexed into the JTAG signaling before the security gate. The following figure shows the PJTAG configuration options.

Peripheral	I/O	Signal	I/O Type	Drive Strength(mA)	Speed	Pull Type	Direction
✓ Low Speed							
> Memory Interfaces							
✓ I/O Peripherals							
> CAN							
> I2C							
✓ 🖌 PJTAG	MIO 0 3	~					
PJTAG	MIO0	tck	sch 🗸	12 ~	sl 🗸	pullup 🗸	in '
PJTAG	MIO1	tdi	sch 🗸	12 ~	sl 🗸	pullup 👻	in '
PJTAG	MIO2	tdo	sch 🗸	12 ~	sl 🗸	pullup 🗸	out
PJTAG	MIO3	tms	sch 🗸	12 ~	sl 🗸	pullup 🗸	in

Figure 26: Configuring PJTAG I/O Pins



PMU

The platform management unit (PMU) controls the power-up, reset, and monitoring of resources within the entire system. The Zynq UltraScale+ MPSoC PMU performs the following set of tasks.

- Initialization of the system during boot.
- Management of power gating.

When the system is in the off mode, it becomes alive upon an indication from external or internal events. Therefore, a subset of the system logic is active to detect such an event. The PMU also provides power management, error management, safety functions, and a software test library.

The PMU can obtain status information, and issue requests to other system elements without using the application processors, monitor system temperature sensors, and control system elements such as fans and power supplies.

Peripheral	I/O	Signal	I/O Type	Drive Strength(mA)	Speed	Pull Type	Direction
 Low Speed 							
> Memory Interfaces							
✓ I/O Peripherals							
> CAN							
> I2C							
PJTAG							
∽ 🖌 PMU							
GPI EMIO							
GPO EMIO							
> 🖌 GPI 0	MIO 26						
> 🖌 GPI 1	MIO 27						
> 🖌 GPI 2	MIO 28						
> 🖌 GPI 3	MIO 29						
> 🖌 GPI 4	MIO 30						
> 🖌 GPI 5	MIO 31						
> 🖌 GPO 0	MIO 32						
> 🖌 GPO 1	MIO 33						
> 🖌 GPO 2	MIO 34						
> 🖌 GPO 3	MIO 35						
> 🗸 GPO 4	MIO 36						
> 🖌 GPO 5	MIO 37						

Figure 27: Configuring PMU I/O Pins

CSU

The boot process is managed and carried out by the Platform Management Unit and Configuration Security Unit. The CSU can be enabled by selecting the CSU check box.



SPI

The SPI bus controller enables communications with a variety of peripherals such as memories, temperature sensors, pressure sensors, analog converters, real-time clocks, displays, and any SD card with serial mode support. The SPI controller can function in master mode, slave mode, or multi-master mode.

The Zynq UltraScale+ MPSoC includes two instances of an SPI controller: SPIO and SPI1. Both controllers are identical and independently controlled by software drivers. They can be operated simultaneously.

eripheral	I/O	Signal	I/O Type	Drive Strength(mA)	Speed	Pull Type	Direction
✓ SPI							
~ 🗹 SPI 0	MIO 12 17	~					
🖌 SS[0]	MIO 15	~					
SS[1]							
SS[2]							
SPI 0	MIO12	sclk_out	sch 🛩	12 🗸	sl 🛩	pullup 🗸	inout 🚿
SPI 0	MIO15	n_ss_out[0]	sch 🗸	12 🗸	sl 🛩	pullup 🗸	inout 🚿
SPI 0	MIO16	SO	sch 🛩	12 🗸	sl 🛩	pullup 🗸	inout 🚿
SPI 0	MIO17	si	sch 🛩	12 🗸	sl 🛩	pullup 🗸	inout 🚿
~ 🖌 SPI 1	MIO 6 11	~					
🖌 SS[0]	MIO 9	~					
SS[1]							
SS[2]							
SPI 1	MIO6	sclk_out	sch 🛩	12 🗸	sl 🛩	pullup 🗸	inout 🚿
SPI 1	MIO9	n_ss_out[0]	sch 🛩	12 🗸	sl 🛩	pullup 🗸	inout 🚿
SPI 1	MIO10	so	sch 🗸	12 🗸	sl 🗡	pullup 🗸	inout 🚿
SPI 1	MIO11	si	sch 🛩	12 🗸	sl 🗸	pullup 🗸	inout 🚿

Figure 28: Configuring SD I/O Pins

UART

The UART controller is a full-duplex asynchronous receiver and transmitter that supports a wide range of programmable baud rates and I/O signal formats. The controller can accommodate automatic parity generation and multi-master detection mode.

The UART operations are controlled by the configuration and mode registers. The state of the FIFOs, modem signals, and other controller functions are read using the status, interrupt status, and modem status registers.

The controller is structured with separate RX and TX data paths. Each path includes a 64-byte FIFO. The controller serializes and de-serializes data in the TX and RX FIFOs, and includes a mode switch to support various loop-back configurations for the RxD and TxD signals. The FIFO interrupt status bits support polling or an interrupt driven handler. Software reads and writes data bytes using the RX and TX data port registers.



When using the UART in a modem-like application, the modem control module detects and generates the modem handshake signals and also controls the receiver and transmitter paths according to the handshaking protocol. The following figure shows the UART configurations options.

Peripheral	I/O	Signal	I/O Type	Drive Strength(mA)	Speed	Pull Type	Direction
✓ Low Speed							
> Memory Interfaces							
✓ I/O Peripherals							
> CAN							
> I2C							
PJTAG							
> PMU							
CSU							
> SPI							
✓ UART							
V 🗸 UART 0	MIO 6 7	~					
MODEM							
UART 0	MIO6	rxd	sch 🗸	12 ~	sl 👻	pullup 🗸	in 🗸
UART 0	MIO7	txd	sch 🗸	12 🗸	sl 🗸	pullup 🗸	out 🗸
> 🗸 UART 1	MIO 0 1	~					

Figure 29: Configuring UART I/O Pins

GPIO

The general purpose I/O (GPIO) peripheral provides software with observation and control of up to 78 device pins through the MIO module. The GPIO also provides access to 96 inputs from the programmable logic (PL) and 192 outputs to the PL through the EMIO interface.

The GPIO is organized into six banks of registers that group related interface signals. Each GPIO is independently and dynamically programmed as input, output, or interrupt sensing. Software can read all GPIO values within a bank using a single load instruction, or write data to one or more GPIOs (within a range of GPIOs) using a single store instruction. The following figure shows the GPIO configuration options.



Peripheral	I/O	Signal	I/O Type	Drive Strength(mA)	Speed	Pull Type	Direction
Y GPIO							
GPIO EMIO	95	~					
✓ ✓ GPIO0 MIO	MIO 0 25	~					
GPIO0 MIO	MIOO	gpio0[0]	sch 💙	12 ~	sl 🛩	pullup 😪	inout
GPIO0 MIO	MIO1	gpio0[1]	sch 💙	12 ~	sl 👻	pullup 😪	inout
GPIO0 MIO	MIO2	gpio0[2]	sch 💙	12 ~	sl 🛩	pullup 😪	inout
GPIO0 MIO	MIO3	gpio0[3]	sch 💙	12 ~	sl 🛩	pullup 😪	inout
GPIO0 MIO	MIO4	gpio0[4]	sch 🗡	12 ~	sl 👻	pullup 😪	inout
GPIO0 MIO	MIO5	gpio0[5]	sch 🗡	12 ~	sl 🗡	pullup 😪	inout
GPIO0 MIO	MIO6	gpio0[6]	sch 🗡	12 ~	sl 🛩	pullup 😪	inout
GPIO0 MIO	MIO7	gpio0[7]	sch 🗡	12 ~	sl 🛩	pullup 😪	inout
GPIO0 MIO	MIO8	gpio0[8]	sch 💙	12 ~	sl 👻	pullup 😪	inout
GPIO0 MIO	MIO9	gpio0[9]	sch 🗡	12 ~	sl 👻	pullup 😪	inout
GPIO0 MIO	MIO10	gpio0[10]	sch 💙	12 ~	sl 🛩	pullup 😪	inout
GPIO0 MIO	MIO11	gpio0[11]	sch 🗡	12 ~	sl 👻	pullup 😪	inout
GPIO0 MIO	MIO12	gpio0[12]	sch 🗡	12 ~	sl 🛩	pullup 😪	inout
GPIO0 MIO	MIO13	gpio0[13]	sch 🗡	12 ~	sl 🛩	pullup 🗸	inout
GPIO0 MIO	MIO14	gpio0[14]	sch 🗡	12 ~	sl 🛩	pullup 😪	inout
GPIO0 MIO	MIO15	gpio0[15]	sch 🗡	12 ~	sl 🛩	pullup 🗸	inout
GPIO0 MIO	MIO16	gpio0[16]	sch 🗡	12 ~	sl 🛩	pullup 👻	inout
GPIO0 MIO	MIO17	gpio0[17]	sch 🗡	12 ~	sl 🗡	pullup 😪	inout
GPIO0 MIO	MIO18	gpio0[18]	sch 🛩	12 ~	sl 🗡	pullup 🗸	inout
GPIO0 MIO	MIO19	gpio0[19]	sch 🗡	12 🗸	sl 🛩	pullup 🗸	inout
GPIO0 MIO	MIO20	gpio0[20]	sch 🗸	12 🗸	sl 🗸	pullup 🗸	inout

Figure 30: Configuring GPIO Pins

Processing Unit

The processing unit (PU) for the Zynq UltraScale+ MPSoC device comprises four Cortex-A53 MPCore processors, L2 cache, and related functionality. The Cortex-A53 MPCore processor is the most power-efficient Arm v8 processor capable of seamless support for 32-bit and 64-bit code. It makes use of a highly efficient 8-stage in-order pipeline balanced with advanced fetch and data access techniques for performance. It fits in a power and area footprint suitable for entry-level devices, and is at the same time capable of delivering high-aggregate performance in scalable enterprise systems using high core density.

SWDT

Zynq UltraScale+ MPSoC devices have two system watchdog timers (SWDT), one each for the RPU and APU subsystem.

- The RPU SWDT is in the low-power domain (LPD)
- The PU SWDT is in the full-power domain (FPD).

Each SWDT provides error condition information to the error manager.

The PU SWDT can be used to reset the APU or the FPD. The RPU SWDT can be used to reset the RPU or the processing system (PS). These timers can be enabled, as shown in the following figure.



Figure 31: Configuring Processing Unit SWDT Pins

 Processing Unit 				
✓ SWDT				
✓ 🖌 SWDT 0				
Clock in				
Reset out				
✓ ✓ SWDT 1				
Clock in				
Reset out				

Trace

The Cortex-A53 MPCore embedded trace macrocell (ETM) is a module that performs real-time instruction flow tracing for the Cortex-A53 MPCore, based on the program flow trace (PFT) architecture. The Cortex-A53 MPCore ETM generates information used by the trace tools to reconstruct the execution of all or part of a program. The PFT architecture assumes that the trace tools can access a copy of the code being traced. For this reason, the ETM generates traces only at certain points in program execution, called *waypoints*. This reduces the amount of trace data generated by the ETM. Waypoints are changes in the program flow or events, such as an exception. The trace tools use waypoints to follow the flow of program execution. To simplify implementation, each Cortex-A53 MPCore has one embedded ETM to capture its running trace in real time.

ттс

The triple-time counter (TTC) module provides three independent timer/counter modules that can each be clocked using either the system clock or an externally derived clock. All three counters must have the same security status because they share a single APB bus.

When the TTC is in secure mode, applications running as user mode do not access its register. Two TTC modules are instantiated in the device with one reserved for TrustZone software while the other is shared by both TrustZone software and user software. When TrustZone technology is not used, both TTCs are available to user software. Additionally, the TTC has the option to support external reference clock inputs and pulse-width-modulated (PWM) outputs with these features. The TTC configuration options are shown in the following figure.



Peripheral	I/O	Signal	I/O Type	Drive Strength(mA)	Speed	Pull Type	Direction
> CAN							
> I2C							
PJTAG							
> PMU							
CSU							
> SPI							
> UART							
> GPIO							
 Processing Unit 							
> SWDT							
> Trace							
✓ TTC							
~ ✓ TTC 0							
Clock							
Waveout							
> 🗌 TTC 1							
✓ ☐ TTC 2							
Clock							
Waveout							
✓ ☐ TTC 3							
Clock							
Waveout							

High Speed Peripherals

Gigabit Ethernet Controller (GEM)

The gigabit Ethernet controller (GEM) implements a 10/100/1000 Mb/s Ethernet MAC compatible with IEEE Standard for Ethernet (IEEE Std 802.3-2008) and capable of operating in either half or full-duplex mode in 10/100 mode and full-duplex in 1000 mode. The processing system (PS) is equipped with four gigabit Ethernet controllers. Each controller can be configured independently. Each controller uses a reduced gigabit media independent interface (RGMII), v2.0 to save pins.

Access to the programmable logic (PL) is through the EMIO which provides the gigabit media independent interface (GMII). Other Ethernet communications interfaces can be created in the PL using the GMII available on the EMIO interface. GEM supports SGMII using the PS-GTR interface.



Registers are used to configure the features of the MAC, select different modes of operation, and enable and monitor network management statistics. The DMA controller connects to memory through the advanced eXtensible interface (AXI). It is attached to the controller's FIFO interface of the MAC to provide a scatter-gather type capability for packet data storage in an embedded processing system. Each GEM controller provides management data input/output (MDIO) interfaces for PHY management.

The time stamp unit (TSU) can also be enabled by checking the GEM TSU check box in the configuration wizard as shown in the following figure. The TSU consists of a timer and registers to capture the time at which PTP event frames cross the message timestamp point. These are accessible through the APB interface. An interrupt is issued when a capture register is updated. The following figure shows the GEM configuration options.

Peripheral	I/O	Signal	I/O Type	Drive Strength(mA)	Speed	Pull Type	Direction
> Low Speed							
✓ High Speed							
✓ GEM							
> GEM 0							
> GEM 1							
> GEM 2							
> GEM 3							
GEM TSU Clock							

Figure 33: Configuring Gigabit Ethernet Controller Pins

USB

The USB 3.0 controller in the Zynq UltraScale+ MPSoC device consists of two independent dualrole device (DRD) controllers. Both can be individually configured to work as host or device at any given time. The USB 3.0 DRD controller provides an extensible host controller interface (xHCI) to the system software through the advanced extensible interface (AXI) slave interface.

An internal DMA engine is present in the controller and it utilizes the AXI master interface to transfer data. The three dual-port RAM configurations implement the following:

- RX data FIFO
- TX data FIFO
- Descriptor/register cache.

The AXI master port and the protocol Layers access the different RAMs through the buffer management unit. The following figure shows the USB configuration options.



Peripheral I/O Signal I/O Type Drive Strength(mA) Speed Pull Type Direction > Low Speed High Speed > GEM ✓ USB VUSB 0 > USB 2.0 MIO 52..63 v USB 3.0 V 🗸 USB 1 > USB 2.0 ~ MIO 64 75 ✓ ✓ USB 3.0 GT Lane3 v Enable V Bus Port

Figure 34: Configuring USB Controller Pins

PCIe

The Zynq UltraScale+ MPSoC device provides a controller for the integrated block for PCI Express[®] v2.1 compliant, AXI-PCIe bridge, and DMA modules. The AXI-PCIe bridge provides high-performance bridging between PCIe and AXI.

The controller for PCIe supports both endpoint and root port modes of operations. The controller comprises two sub-modules.

- The AXI-PCIe bridge provides AXI to PCIe protocol translation and vice-versa, ingress/egress address translation, DMA, and root port/endpoint (RP/EP) mode specific services.
- The integrated block for PCIe interfaces to the AXI-PCIe bridge on one side and the PS-GTR transceivers on the other. It performs link negotiation, error detection and recovery, and many other PCIe protocol specific functions. This block cannot be directly accessed.

The block can be enabled by selecting the PCIe option in the Configuration wizard, as shown below.

Peripheral	I/O	Signal	I/O Type	Drive Strength(mA)	Speed	Pull Type	Direction
> Low Speed							
 High Speed 							
> GEM							
> USB							
✓ ✓ PCIe							
~ Endpoint Mode Reset	MIO 30	~					
PCIE	MIO30	reset_n	sch 🗡	12 🗸 🗸	sl 🗸	pullup 🗸	in 🗸
Lane Selection	x1	~					
PCIe Lane0	GT Lane0						

Figure 35: Configuring PCIe Controller Pins



Display Port

The Display Port controller is based on the VESA Display Port 1.2 standard specification, and is a source-only controller. The main link supports up to two lanes at data rates of 1.62, 2.70, or 5.40 Gb/s. The video data is grabbed by the video clock and is independent of the main link lanes clocking system. The data is packetized before being sent across the main link lanes.

The Display Port controller supports both audio and video streams. In addition to a main link, the controller supports auxiliary channel in a half-duplex mode, which is used for source/sink communication. The auxiliary channel uses LVDS signaling using Manchester 2 level encoding as per the DisplayPort standard and works at a 1 Mb/s data rate.

A hot plugs detect (HPD) signal is used for hot plug detection and to generate an IRQ from the sink to source.

The Display Port controller has a configuration interface that is advanced peripheral bus (APB) compliant. A number of AXI streaming interfaces exist for video and audio interfaces. The Display Port controller supports live audio/video channels from the programmable logic (PL). It also supports mixing audio channels and alpha blending, and chroma keying of video channels, from the PL.

The Lane Selection field can be set using the pull-down menu in the Configuration Wizard as shown in the following figure. The choices are: **Dual Higher**, **Dual Lower**, **Single Higher**, and **Single Lower**. Based on the selection either one lane or two lanes are enabled. The following figure shows the DisplayPort Controller options.

Peripheral	I/O	Signal	I/O Type	Drive Strength(mA)	Speed	Pull Type	Direction
> Low Speed							
✓ High Speed							
> GEM							
> USB							
> PCIe							
🗸 🖌 Display Port							
DPAUX	EMIO	~					
> Lane Selection	Dual Higher	~					
> SATA							

Figure 36: Configuring DisplayPort Controller Pins

SATA

The serial ATA (SATA) protocol was designed to replace the old parallel ATA (or IDE) interface used mainly for storage devices. SATA uses the ATA/ATAPI command-set, but uses serial communication over the differential wire pairs at rates of 1.5, 3.0, or 6.0 Gb/sec corresponding to SATA generation 1, generation 2 or generation 3. The serial data is 8B/10B encoded which ensures sufficient transition in the data pattern to ensure DC balancing and enables the clock data recovery circuit to extract the clock from the incoming data pattern. The following figure shows the SATA configuration options.



Figure 37: Configuring SATA Controller Pins

Peripheral	I/O	Signal	I/O Type	Drive Strength(mA)	Speed	Pull Type	Direction
> Low Speed							
✓ High Speed							
> GEM							
> USB							
> PCle							
> Display Port							
 ✓ ✓ SATA 							
✓ SATA Lane0	GT Lane0	~					
✓ SATA Lane1	GT Lane1	~					

The SATA block of the processing system (PS) is a high-performance dual-port SATA host controller with an AHCI-compliant command layer which supports advanced features such as native command queuing and frame information structure (FIS) based switching for systems employing port multipliers.

Reference Clocks

- Video Reference Clock: See the Clock Configuration section for details.
- PSS Alt Reference Clock: See the Clock Configuration section for details.

Clock Configuration

The Zynq UltraScale+ MPSoC processor has a programmable clock generator that takes a definite input frequency clock and derives multiple clocks using the phase-locked loop (PLL) blocks in the processing system (PS). The output clock from each of the PLLs is used as a reference clock to the different PS peripherals.

The Zynq UltraScale+ MPSoC processor has five PLLs that generate various clocks used in the PS subsystem.

- DDR PLL (DPLL): Mainly used to generate clocks for the DDR controller.
- APU PLL (APLL): Mainly used to generate clocks for the APU.
- RPU PLL (RPLL): Mainly used to generate clocks for the RPU.
- I/O PLL (IOPLL): Mainly used to generate clocks the peripheral I/Os.
- Video PLL (VPLL): Generates clocks for the video blocks used in the PS subsystem.

The PLLs are grouped based on the associated power domain.

- Low power domain PLL:
 - I/O PLL (IOPLL): Provides clocks for all low speed peripherals and part of the interconnect.
 - 。 RPU PLL (RPLL): Provides clocks for the Cortex-R5 CPU and part of the interconnect.



- Full-power domain PLL:
 - APU PLL (APLL): Provides clocks for the Cortex-A53 CPU clock and part of the interconnect.
 - Video PLL (VPLL): Provides clocks for the video I/O.
 - DDR PLL (DPLL): Provides clocks for the DDR controller and part of the interconnect.
 - 。 DDR PHY: Provides its own PHY PLL (PPLL) to provide clocks for the DDR PHY.

You can configure clocks using one of the following methods:

- In the Zynq block design, click the **Clocking** block.
- From the Page Navigator, click **Clock Configuration**.

Input clocks can be configured by selecting the Input Clocks tab, as shown in the following figure.

Deer Newlandson				
Page Navigator —	Clock Configuration			
Switch To Advanced Mode	Input Clocks Output Clo	ocks		
	← Q <u>∓</u> ≑			
'S UltraScale+ Block Design	Search: Q			
O Configuration	Name	Courses	logid Free (MI In)	Dense (III In)
	> Input Reference frequer	Source	Input Freq (MHz)	Range (MHz)
lock Configuration	> GT Lane Reference freq	-		
DR Configuration	Peripheral Reference fre			
D DI Configuration				
S-PL Configuration				

Figure 38: Clock Configuration Page - Input Clocks

Configure Output clocks by selecting the Output Clocks tab in the Clock Configuration page.

The following figure shows the Clock Configuration Output Clock options.



Figure 39: Clock Configuration Page - Output Clocks

V/O Configuration Clock Configuration DDR Configuration PS-PL Configuration PS-PL Configuration V Low Power Domain Clocks > Processor/Memory Clocks > Peripherals/IO Clocks > System Debug Clocks > Processor/Memory Clocks > System Debug Clocks > Processor/Memory Clocks > System Debug Clocks > Peripherals/IO Clocks > Peripherals/IO Clocks > System Debug Clocks > Low Power Domain > Full Power Domain > Full Power Domain	-)	Re-customize IP Zynq UltraScale+ MPSoC (3.1
Switch To Advanced Mode PS UltraScale+ Block Design I/O Configuration Clock Configuration DDR Configuration PS-PL Configuration PS-PL Configuration Y Low Power Domain Clocks Y Pripherals/I/O Clocks Y Peripherals/I/O Clocks Y Full Power Domain				IP Location	Documentation 🌣 Presets 🚞
Switch To Advanced mode PS UltraScale+ Block Design //O Configuration Clock Configuration DDR Configuration PS-PL Patient Clocks PS-PL Patient Clocks PS-PL Patient Clocks PS-PL				Clock Configuration	Page Navigator —
PS UltraScale+ Block Design > PLL Options Clock Configuration Clock Configuration DDR Configuration PS-PL Configuration > Processor/Memory Clocks > Peripherals/IO Clocks > PL Fabric Clocks > System Debug Clocks > Processor/Memory Clocks > Peripherals/IO Clocks > Processor/Memory Clocks > System Debug Clocks > Peripherals/IO Clocks > Peripherals/IO Clocks > System Debug Clocks > Peripherals/IO Clocks > System Debug Clocks > Low Power Domain > Full Power Domain > Full Power Domain				Input Clocks Output Clocks	Switch To Advanced Mode
Clock Configuration DDR Configuration PS-PL Configuration Y Low Power Domain Clocks > Processor/Memory Clocks > Peripherals/IO Clocks > System Debug Clocks Y Full Power Domain Clocks > Processor/Memory Clocks > System Debug Clocks Y Full Power Domain Clocks > Peripherals/IO Clocks > System Debug Clocks > Peripherals/IO Clocks > System Debug Clocks > Peripherals/IO Clocks > Porcessor/Memory Clocks > Porcessor/Memory Clocks > Porcessor/Memory Clocks > Peripherals/IO Clocks > System Debug Clocks > Peripherals/IO Clocks > System Debug Clocks > System Debug Clocks > Advance Clocks > Low Power Domain > Full Power Domain > Full Power Domain					PS UltraScale+ Block Design
Search: Q- DDR Configuration Search: Q- Name Source FracEn R Y Low Power Domain Clocks Y Y > Processor/Memory Clocks Y Y > Peripherals/IO Clocks Y Y > Peripherals/IO Clocks Y Y Y Full Power Domain Y Y Y					I/O Configuration
Name Source FracEn F PS-PL Configuration V Low Power Domain Clocks > Processor/Memory Clocks > Peripherals/IO Clocks > PL Fabric Clocks > System Debug Clocks > Processor/Memory Clocks > System Debug Clocks > Processor/Memory Clocks > System Debug Clocks > Peripherals/IO Clocks > System Debug Clocks > Full Power Domain > Full Power Domain > Full Power Domain > System Debug Clocks <				← Q	Clock Configuration
Processor/Memory Clocks Peripherals/IO Clocks PL Fabric Clocks System Debug Clocks Full Power Domain Clocks Processor/Memory Clocks Peripherals/IO Clocks System Debug Clocks System Debu	Requested	FracEn	Source		DDR Configuration
 > Peripherals/IO Clocks > PL Fabric Clocks > System Debug Clocks > Full Power Domain Clocks > Processor/Memory Clocks > Peripherals/IO Clocks > System Debug Clocks > System Debug Clocks > System Debug Clocks > Advance Clocks > Low Power Domain > Full Power Domain 				✓ Low Power Domain Clocks	PS-PL Configuration
 > PL Fabric Clocks > System Debug Clocks > Full Power Domain Clocks > Processor/Memory Clocks > Peripherals/IO Clocks > System Debug Clocks > System Debug Clocks > Advance Clocks > Low Power Domain > Full Power Domain 				> Processor/Memory Clocks	
 > System Debug Clocks > Full Power Domain Clocks > Processor/Memory Clocks > Peripherals/IO Clocks > System Debug Clocks > Advance Clocks > Low Power Domain > Full Power Domain 				· · ·	
 Full Power Domain Clocks Processor/Memory Clocks Peripherals/IO Clocks System Debug Clocks Advance Clocks Low Power Domain Full Power Domain 					
 > Processor/Memory Clocks > Peripherals/IO Clocks > System Debug Clocks > Advance Clocks > Low Power Domain > Full Power Domain 					
 > Peripherals/IO Clocks > System Debug Clocks > Advance Clocks > Low Power Domain > Full Power Domain 					
 > System Debug Clocks > Advance Clocks > Low Power Domain > Full Power Domain 					
 Advance Clocks Low Power Domain Full Power Domain 				· · ·	
 > Low Power Domain > Full Power Domain 					
> Full Power Domain					
				<	

DDR

The DDR subsystem connects to rest of the processor device through six AXI interfaces. One of the data paths is connected to the real-time processing unit (RPU) and two to the cache coherent interconnect (CCI-400). Others are multiplexed across the DisplayPort controller, full-power domain DMA controller (FPD-DMA) and the programming logic (PL). Of the six interfaces, five are 128-bits wide and the sixth interface (tied to the RPU) is 64-bits wide.

The DDR subsystem supports DDR3, DDR3L, LPDDR3, DDR4, and LPDDR4. It can accept read and write requests from six application host ports that are connected to the controller using AXI bus interfaces. These requests are queued internally and scheduled for access to SDRAM.

The memory controller issues commands on the DDR PHY interface (DFI) interface to the PHY module that reads and writes data from SDRAM.



You can configure DDR using one of two methods:

- From the Page Navigator, select the **DDR Configuration**.
- In the Zynq block design, click the DDR Controller block.

The following figure shows the DDR Configuration page.

DDR Configu							
Enable DDR C	Controller	\checkmark					
Load DDR Pre	esets Custom			~			
Clocking Optio	ons						
Memory Intefa	ce Device Frequ	ency (MHz) 106	67	(Actual Interface :1066.5	60059)		
DDR Controlle	er Options						
Memory Type	DDR 4	~		Effective DRAM Bus Width	64 Bit		~
Components	UDIMM	~		ECC	Disabled		~
DDR Memory (DDR4 2133P	~	DRAM IC Bus Width (pe	ar dia)	8 Bits	
Cas Latenc		15		DRAM Device Capacity	-	4096 MBits	~
	Delay (cycles)	15	8	Bank Group Address C			8
Precharge 1	Time (cycles)	15	\otimes	Bank Address Count (E	lits)	2	
Cas Write L	atency (cycles)	14	\otimes	Row Address Count (B	its)	15	8
tRC (ns)		47.06	\otimes	Column Address Coun	t (Bits)	10	
			-				

Figure 40: DDR Controller Configurations Page

PS - PL Configuration

The Zynq UltraScale+ MPSoC device integrates a feature-rich, quad-core Arm Cortex-A53 MPCore based processing system (PS) and the Xilinx[®] programmable logic (PL) block in a single device. Each Zynq UltraScale+ MPSoC contains the same PS while the PL and I/O resources vary between the devices.

The following figure shows the PS-PL Configuration page.



Figure 41: PS-PL Configurations Page

Re-customize IP					
Zynq UltraScale+ MPSoC (3					4
Documentation 🌣 Presets					
Page Navigator -	PS-PL Configuration ← Q ¥ €				
PS UltraScale+ Block Design	Search: Q-	Select			
I/O Configuration	✓ General	Select			
Clock Configuration	 Interrupts PL to PS 				
DDR Configuration	IRQ0[0-7] IRQ1[0-7]	1	~		
PS-PL Configuration	APU Legacy Interrupts(IRQ, FIQ)		•		
Advanced Configuration	RPU Legacy Interrupts(IRQ, nFIQ)				
PCIe Configuration	QSPI	0	~		
Inclution Configuration	~ CAN				
			[OK Car	ncel

The PS and PL can be tightly or loosely coupled using multiple interfaces and other signals. This enables the designer to effectively integrate user-created hardware accelerators and other functions in the PL logic that are accessible to the processors and can also access memory resources in the PS. Using a Zynq UltraScale+ MPSoC processor in your design allows end-product differentiation through customized applications in the PL.

The processors in the PS always boot first, allowing a software-centric approach for PL configuration. The PL can be configured as part of the boot process or configured at some point.

Additionally, the PL can be completely reconfigured or used with dynamic partial reconfiguration. Partial reconfiguration (PR) allows configuration of a portion of the programmable logic. This enables optional design changes such as updating coefficients or time-multiplex the PL resources by swapping in new algorithms. This latter capability is analogous to the dynamic loading and unloading of software modules. The PL configuration data is referred to as a bitstream. See the *Vivado Design Suite User Guide: Dynamic Function eXchange* (UG909) for more information.



The PL can be on a separate power domain from the PS. This allows your design to save power by completely shutting down the PL. In this mode, the PL consumes no static or dynamic power, thus significantly reducing the power consumption of the device. The PL must be reconfigured when coming out of this mode. You must account for the re-configuration time of the PL in your particular application because this varies depending on the size of the bitstream.

The PS communicates with the PL using general-purpose interconnect blocks. They support a variety of interfaces between the PL and PS and for data transfer between the PL and PS; interrupt, clock, and reset; while also connecting PS peripherals to the PL for routing to PL I/Os. Additionally, the debug cross-trigger and trace interface supports integrated hardware and software code debugging.

- AXI interfaces provide:
 - High-performance AXI4 interface with FIFO support in the PS.
 - Variable native PL data bus width support (32/64/128).
 - Support for independent read and write clocks.
 - Path through the system memory management unit (SMMU) for address translation (that is, the PL can work with virtual addresses).
 - Three interfaces support I/O coherency through the cache-coherent interconnect (CCI).
 - Dedicated low-latency path between the low-power domain (LPD) and PL.
 - Accelerator coherency port (ACP) interface for coherency and direct allocation into the L2 cache of the APU.
 - AXI coherency extensions (ACE) interface for full coherency. Usable as ACE-Lite for I/O coherency.
- 32 bits for general-purpose input and 32 bits for output from the platform management unit (PMU) for communication with the PL.
- 16 shared interrupts and four inter-processor interrupts.
- Dedicated interfaces from the gigabit Ethernet controller (GEM) and the DisplayPort protocol.

Advanced Configuration

The Advanced Configuration page, shown in the following figure, is only available when the **Switch to Advanced Mode** check box is enabled. It can be accessed by selected the **Advanced Configuration** option in the Page Navigator.



Figure 42: Advanced Configurations Page

💄 Re-customize IP							>
Zynq UltraScale+ MPSoC (3							4
Page Navigator –	I/O Configuration						
Switch To Advanced Mode	MIO Voltage Standar	ď					
PS UltraScale+ Block Design	Bank0 [MIO 0:25]	Bank1 [MIO 26:51]	Bank2 [MIO 52:77]	Bank3 [Dedicated]			
I/O Configuration	LVCMOS18 V	LVCMOS18 V	LVCMOS18 V	LVCMOS33 V			
Clock Configuration	€ Q ₹ \$	•					
DDR Configuration	Search: Q-						
PS-PL Configuration	Peripheral Low Speed	I/O	Sigr	nal	I/O Type	Drive Strength(mA)	Spee
Advanced Configuration	High Speed Reference Clocks						
PCIe Configuration	> Reference Clocks						
Isolation Configuration							>
						OK Can	cel

Various advanced options can be enabled from this page.

PCIe Configuration

In the Advanced Configuration Mode, the PCIe Configuration option is available in the Page Navigator. When the PCIe interface is enabled under I/O Configuration \rightarrow High Speed \rightarrow PCIe, then advanced parameters for the PCIe interface can be entered in this page, shown in the following figure.

Peripheral	I/O	Sig	inal	I/O Type	Drive St	rength(mA)	Spee	be	Pull Typ	e	Direct	ion
> Low Speed												
✓ High Speed												
> GEM												
> USB												
 ✓ ✓ PCIe 												
✓ Endpoint Mode Reset	MIO 30	~										
PCIE	MIO30	rese	et_n	sch *	/ 12	~	sl	\mathbf{v}	pullup	۷	in	~
Lane Selection	x1	~										
PCIe Lane0	GT Lane0											

Figure 43: PCIe Configurations Page

Chapter 2: Using a Zynq UltraScale+ MPSoC Device in an Embedded Design



Isolation Configuration

The Zynq UltraScale+ MPSoC processor can simultaneously run multiple processors. You can physically and logically isolate these subsystems from one another, and at times allow them to exchange/communicate information in a controlled manner. The Zynq UltraScale+ MPSoC device IP lets you capture these subsystems in several ways to suite your needs. You can partition your application using AXI transaction based inhibitors as well as physically isolated ones by not sharing any logic (such as utilizing the fabric to create truly isolated systems at signal level to ensure there are no signal connections between two or more subsystems).

The Isolation Configuration tab of PCW focuses on letting you define these subsystems using AXI transaction inhibitors and Arm[®] Trustzone infrastructure. For the Zynq UltraScale+ MPSoC processor, these AXI transaction inhibitors take the form of the Xilinx[®] Memory Protection Unit (XMPU) and the Xilinx Peripheral Protection Unit (XPPU) to block transactions between AXI Masters and Slaves. These two physical blocks are interspersed throughout the Zynq UltraScale+ MPSoC processor to allow you finer control of your access policy needs between subsystems.

The following figure shows the Isolation Configuration page.

Isolation Configuration	I						Video	Den
Please review Known Lim	itations under the Iso ✓ Enable Secure	-						
← Q 素 ≑ ·	+, - 👌							
Search: Q.								
Name	Start Address	Size	Unit		TZ Settings		Access Settin	ıg
PMU Firmware								
> Masters								
✓ Slaves								
 Control and Status 	Registers							
CRF_APB	0xFD1A0000	1280	KB	~	Secure	~	Read/Write	~
DDR_XMPU0	0xFD000000	64	KB	~	Secure	~	Read/Write	\sim
DDR_XMPU1	0xFD010000	64	KB	~	Secure	~	Read/Write	\sim
DDR_XMPU2	0xFD020000	64	KB	~	Secure	~	Read/Write	~
DDR_XMPU3	0xFD030000	64	KB	~	Secure	~	Read/Write	~
_							-	
DDR_XMPU4	0xFD040000	64	KB	~	Secure	~	Read/Write	~

Figure 44: Isolation Configurations Page

Note: More details about Isolation methods and using Isolation Configuration are available in *Isolation Methods in Zynq UltraScalee+ MPSoCs Application Note* (XAPP1320).





Validation IP

The Zynq UltraScale+ MPSoC Verification Intellectual Property (VIP) supports the functional simulation of Zynq UltraScale+ MPSoC based applications. It is targeted to enable the functional verification of Programmable Logic (PL) by mimicking the Processor System (PS)-PL interfaces and OCM/DDR memories of PS logic. This VIP is delivered as a package of System Verilog modules.

VIP operation is controlled by using a sequence of System Verilog tasks contained in a System Verilog-syntax file. The following is a brief list of features. See *Zynq*-7000 SoC Verification IP Data Sheet (DS941) for more detail.

Features

- Pin compatible and Verilog-based simulation model.
- Supports all AXI interfaces.
- AXI 4.0 compliant.
- 32, 64, and 128-bit Data-width for AXI_HP, 128-bit for AXI_ACP.
- Sparse memory model (for DDR) and a RAM model (for OCM).
- System Verilog task-based API.
- Delivered in the Vivado Design Suite.
- Blocking and non-blocking interrupt support.
- ID width support as per the Zynq UltraScale+ MPSoC specification.
- Support for all Zynq UltraScale+ MPSoC supported burst lengths and burst sizes.
- Support for FIXED, INCR and WRAP transaction types. Protocol checking provided by the AXI VIP models.
- Read/Write request capabilities.

Finishing the Design

Review the following topics in Chapter 1: Introduction, for information related to completing your design:

- Completing Connections Using Designer Assistance
- Making Manual Connections in a Design
- Manually Creating and Connecting to I/O Ports

- Enhanced Designer Assistance
- Platform Board Flow in IP Integrator
- Memory-Mapping in the Address Editor
- Running Design Rule Checks
- Integrating a Block Design in the Top-Level Design

Additional Resources for Zynq Ultrascale+ MPSoC Embedded Design flow

The Zynq UltraScale+ MPSoC: Embedded Design Tutorial (UG1209) provides additional information on using the Vivado[®] Design Suite flow for Zynq UltraScale+ MPSoC devices. The examples are targeted for the Xilinx ZCU102 Rev 1.0 and Rev 1.1 evaluation boards. The tool used is the Vitis[™] unified software platform.

The Zynq UltraScale+ MPSoC: Embedded Design Tutorial (UG1209) describes the creation of a hardware and software platform for Zynq UltraScale+ MPSoCs using Vivado, Vitis and Petalinux Tools. The tutorial also describes the steps to debug software using the debug features of the Vitis unified software platform IDE and provides information on creating boot images for Zynq UltraScale+ MPSoC systems.



XILINX.

Using a Zynq-7000 Processor in an Embedded Design

This chapter describes how to use the Xilinx[®] Vivado[®] Design Suite flow for using the Zynq-7000 SoC device.

The examples target the Xilinx ZC702 Rev 1.0 evaluation board and the tool versions in the 2020.x Vivado Design Suite release.

IMPORTANT! The Vivado IP integrator is the replacement for Xilinx Platform Studio (XPS) for embedded processor designs, including designs targeting Zynq devices and MicroBlaze processors. XPS only supports designs targeting MicroBlaze processors. Both IP integrator and XPS are available from the Vivado integrated design environment (IDE).

Designing with Zynq-7000 Processors

The Vivado IDE uses the IP integrator tool for embedded development. The IP integrator is a GUI-based interface that lets you stitch together complex IP subsystems.

A variety of IP are available in the Vivado IDE IP catalog to accommodate complex designs. You can also add custom IP to the IP catalog. See the *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* (UG994) for more information.

Additionally, you can *package* IP using the Vivado IP packager tool. See Vivado Design Suite User Guide: Creating and Packaging Custom IP (UG1118).

Creating an IP Integrator Design with the Zynq-7000 Processor

To create an IP integrator design with the Zynq-7000 processor, do the following steps:

1. Click the IP integrator **Create Block Design** option to open the Create Block Design dialog box, where you can enter the **Design Name**, as shown in the following figure.



🍌 Create Block De	sign	×
Please specify name	of block design.	4
<u>D</u> esign name:	design_1	\otimes
Directory:	🛜 <local project="" to=""></local>	~
Specify source set:	Design Sources	~
?	ОК	Cancel


- 2. Use this dialog box for the additional entries:
 - Create the Block Design as a part of a project, or in a different location that you can specify in the **Directory** field.
 - Specify the source type by setting the field **Specify source set** from the pull-down menu.

The Block Design window opens, as shown in the following figure.


? _ 🗆	ъх
~	٥
	? _ □ ▼

3. In the empty block design canvas, you are prompted to Add IP from the IP catalog.

You can also right-click in the canvas and select Add IP, as shown below.



4. Using the Search box opened, search for and select the **ZYNQ7 Processing System**, shown in the following figure.



When you select the Zynq IP, the Vivado IP integrator adds the IP to the design, and a graphical representation of the processing system displays, as shown in the following figure.



The corresponding Tcl command is create_bd_cell; the syntax is, as follows:

```
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5
processing_system7_0
```

5. Double-click the processing system graphic to invoke the Re-customize IP process, which displays the Re-customize IP for the ZYNQ7 Processing System dialog box as shown in the following figure.



Page Navigator —	Zynq Block Design	Summary Repo
Zynq Block Design		1
PS-PL Configuration Peripheral I/O Pins MIO Configuration Clock Configuration DDR Configuration SMC Timing Calculation Interrupts	Bank0 MO (159) IV Deviphenals Setings General Setings Setings Application Processor Unit (APU) Bank0 MO (159) IV IV IV CAN 0 Setings SWDT TTC Application Processor Unit (APU) VICT IV MUX CAN 0 System Level Control Regs CPU ARM Cortixs - AP CPU VO MUX GR0 GR0 UART 0 MAB GIC Snoop Control unit VISB 1 Control USB 1 Control IVEC State I Control IVEC State I Control IVE Bank1 MO (IS316) FLASH Memory IVERTICE Control IVEC DAP Memory Interfacers MMO UAD SPI Control DAP Memory Interfacers DOR20_LPDDR2	G40 AXI AXI AXI AXI AXI Pot
	SMC Timing Calculation DMA Sync Infercement Resets Clock DMA Sync Infercement Processing System Initial 213 Extended MO (EMC) PS-PL Clock Ports 32b GP AN Master Ports 32b GP AN Master DMA Cong Resets File High Performance AXI 22/061 Stave Ports XADC	n(PS)

- 6. Review the contents of the block design.
- 7. The green colored blocks in the ZYNQ7 processing system (PS) are configurable items. You can click a green block to open the coordinating configuration options. Alternatively, you can select the options from the Page Navigator on the left, as shown in the previous figure.

Note the four buttons at the top of the dialog box shown in Processing System (PS)-Programmable Logic (PL) Configuration Options:

- **Documentation**: Opens the documentation page of the Xilinx website, where you can find documentation pertaining to Zynq.
- **Presets**: Lets you view information about the available preset options. You can save the current configuration of PS7 to a file or apply a pre-existing configuration to configure the current instance of the processors.
- Presets can also be applied to a target board. The available options are **Default**, **ZC702**, **ZC706**, and **Zedboard** as seen in the following figure.



Re-customize IP	
ZYNQ7 Processing	System (5.5)
🕖 Documentation 🔅 F	Presets 📄 IP Location 🚳 I
De se Naviantes	Current Preset: None
Page Navigator	Save Configuration
Zynq Block Design	Apply Configuration
PS-PL Configuration	Default
	ZC702
Peripheral I/O Pins	ZC706
	ZedBoard

• IP Location: Lets you create IP either locally to the project or at a remote location.



• **Import XPS Settings**: If you have an XML file describing the configuration of a Zynq processor from a XPS-based project, you can use this button to import that settings file to configure the Zynq processor.

Overview of the Zynq-7000 Block Design and Configuration Window

The Zynq-7000 SoC Technical Reference Manual (UG585) provides details on the default options available in the Page Navigator. The following subsections describe in brief the Page Navigator selection options.

Processing System (PS)-Programmable Logic (PL) Configuration Options

The PS-PL Configuration option tree displays with the collapsed options as shown in the following figure.



Figure 45: PL-PS Configuration Pane

Customize IP					×
ZYNQ7 Processing Sys	tem (8	5.5)			4
🚺 Documentation 🔅 Prese	ts 📄	IP Location C Switch to Defaults 🎄 I	mport XPS Settings		
Page Navigator	PS-P	L Configuration			Summary Report
Zynq Block Design	+	Search: Q-			
PS-PL Configuration	Q,	Name	Select	Description	
Peripheral I/O Pins	¥	> General			
		> AXI Non Secure Enablement	0 ~	Enable AXI Non Secure Transaction	
MIO Configuration	\$	> GP Slave AXI Interface			
Clock Configuration		> HP Slave AXI Interface			
		> ACP Slave AXI Interface			
DDR Configuration		> DMA Controller			
SMC Timing Calculation		> PS-PL Cross Trigger interface		Enables PL cross trigger signals to PS and vice-ver	rsa
Interrupts					
				ОК	Cancel

General Options

When you expand General Options, the selections, shown in the following figure are available.



Figure 46: General Options (First Tier)

VNQ7 Processing Sy	stem (5.5) sets 📄 IP Location 🔅 Import XPS Settings		•
Page Navigator —	PS-PL Configuration		Summary Repo
Zynq Block Design	← Q		
PS-PL Configuration	Search: Q-		
	Name	Select	Description
Peripheral I/O Pins	✓ General		
MIO Configuration	UART0 Baud Rate	115200	Baud rate is generated with internally fixed UART Ref Clock Freq=10
	UART1 Baud Rate	1152 🗸	Baud rate is generated with internally fixed UART Ref Clock Freq=10
Nock Configuration	PL AXI idle Port		Enables idle AXI signal to the PS used to indicate that there are no o
DDR Configuration	DDR ARB bypass Port		Enables DDR urgent/arb signal used to signal a critical memory star
	PS-PL Debug interface		Enables PL debug signals to PS and vice-versa
SMC Timing Calculation	FTM Trace data interface		Enables FTM Trace AXI stream interface used to capture data from P
nterrupts	FTM Trace buffer	0	Generates a FIFO to hold trace data
	FTM Data edge detector	0	Stores trace data in the FIFO when the data changes as marked by e
	FTM Trace buffer FIFO size	128	FTM Trace buffer FIFO size
	FTM Trace buffer clock delay	12	Number of clock cycles interval for a trace data output from FIFO bein
	Include ACP transaction checker		Enables ACP transaction checker.
	Trace data/control signal pipeline width	8	Enables configurable number of pipeline stages on the TRACE DAT
	Power-on reset(POR) 4k timer		Enables power-on reset(POR) 4k timer. By default, 64k timer is used.
	Processor event interface		Enables event bus which provides a low-latency and direct mechanis
	> Address Editor		
	> Enable Clock Triggers		
	> Enable Clock Resets		

MIO and EMIO Configuration

From the Page Navigator, you can view and configure I/O pins by either clicking the Peripheral I/O Pins option or MIO Configuration option.



Figure 47: Configuring Peripheral I/O Pins Using Peripheral I/O Pins Menu

Documentation 🔅 Pres	ets 📄 IP Location 🚳 Im	nport XPS	Settings												
Page Navigator —	Peripheral I/O Pins	•											s	ummary	Repo
Zynq Block Design	← Q ¥ ≑	0													
PS-PL Configuration	Search: Q-														
Peripheral I/O Pins				Bank 0	LVC	MOS 3.3V	~			Bank 1	LVCMO	OS 3.3V	~		
/IO Configuration	Peripherals	0 1	2 3	4 5 6	7	8 9	10 11	12 13	14 15	16 17	18 19	20 21	22 23	24 25	26
io coniguration	> Quad SPI Flasi		Quad S	PI Flash											
lock Configuration	> SRAM/NOR FIa			SRA	AM/NOF	R Flash								SRAM	//NOR
DR Configuration	> NAND Flash	CS			NA	ND Flash			1						
MC Timing Calculation	> Ethernet 0											Er	et0		
SMC TIMING Calculation	> Ethernet 1														
nterrupts	USB 0														
	USB 1														
	> SD 0										SD0				
	> _ SD 1							SD1		_	000			SD1	
	> SPI 0							301		SPI0				301	
	> SPI 1									SPIO		mo ;			
	> UART 0						SPI1						SPI1		
	> UART 1						UART0		UARTO		UART0		UART0		UAF
	> 12C 0					UART1		UART1		UART1		UART1		UART1	124

The Zynq-7000 device PS has over 20 peripherals available. You can route these peripherals directly to the dedicated Multiplexed I/Os (MIO) on the device, or through the extended multiplexed I/Os (EMIOs) routing to the fabric.

The configuration interface also lets you select I/O standards and slew settings for the MIO. When you enable a peripheral, a check mark appears next to the I/O peripheral block. The block design depicts the status of enabled and disabled peripherals.

From the MIO Configuration option, you can do the same as shown in the following figure.



Figure 48: Configuring Peripheral I/O Pins Using MIO Configuration Menu

Re-customize IP								:
ZYNQ7 Processing Sys Documentation	t em (5.5)	Settings						4
Page Navigator —	MIO Configuration						Summary R	eport
Zynq Block Design	Bank 0 I/O Voltage LVCMOS 3.3	v •	Bank 1 I/O Volta	ge LVCMOS 3.3V	*			
PS-PL Configuration	← Q 풏 ♠ +は	9						
Peripheral I/O Pins	Search: Q-							
MIO Configuration	Peripheral	ю	Signal	Ю Туре	Speed	Pullup	Direction	Pola
	 Memory Interfaces 							
Clock Configuration	🗧 🗸 🛛 Quad SPI Flash	MIO 1 6	~					
DDR Configuration	> SRAM/NOR Flash	MIO 1 6	PCW QSPI	QSPI IO				
SMC Timing Calculation	> NAND Flash							
to to see to	> I/O Peripherals							
Interrupts	> Application Processor Unit							
	> Programmable Logic Test ar	nd Debug						
	 Programmable Logic Test and 							

Chapter 2, "Signals, Interfaces, and Pins" of the Zynq-7000 SoC Technical Reference Manual (UG585) describes the MIOs and EMIOs for the 7z010 CLG225 device.

Pin Limitations

The 32 MIO pins available in the 7z010 CLG225 device restrict the functionality of the PS as follows:

- Either one USB or one Ethernet controller is available using MIO.
- Cannot boot from SDIO.
- No NOR/SRAM interfacing.
- The width of NAND flash is limited to 8 bits.

Bank Settings

After you select peripherals, the individual I/O signals for the peripheral appear in the respective MIO locations. Use this section primarily for selecting I/O standards for the various peripherals. The PS MIO I/O buffers split into two voltage domains. Within each domain, each MIO is independently programmable.

There are two I/O voltage banks:

• Bank 0 consists of pins 0:15



 \Diamond

• Bank 1 consists of pins 16:53

Each MIO pin is individually programmed for voltage signaling:

- 1.8 and 2.5/3.3 volts
- CMOS single-ended or HSTL differential receiver mode

IMPORTANT! The entire bank must have the same voltage, but the pins can have different I/O standards.

When you configure MIOs in the MIO Configuration dialog box on the Zynq tab, you can view a read-only image of the peripheral and respective MIO selections. The left side of the window lists the available peripherals. A check mark on the peripheral indicates that a peripheral is selected.

Flash Memory Interfaces

Select one of the following in the configuration wizard:

- Quad-SPI Flash
- SRAM/NOR Flash
- NAND Flash

Quad-SPI Flash

The following figure shows the available options for Quad SPI Flash.

Peripheral I/O Pins Summary Report 🗧 🔍 🛨 🌲 Search: Q. Bank 0 LVCMOS 3.3V V Bank 1 LVCMOS 3.3V ~ Peripherals 7 8 9 10 11 12 13 14 15 16 1 2 3 4 5 6 20 21 22 23 24 25 28 V 🗸 Quad SPI Flash Quad SPI Flash Single SS 4bit IO Single SS 4bit IO Dual Quad SPI(4bit) Dual Quad SPI (8bit) Dual Quad SPI (8bit) Dual Quad SPI (8bit) Feedback Clock fb > SRAM/NOR Flash

Figure 49: **Quad SPI Flash Options**

Key features of the linear Quad-SPI Flash controller are:

- Single or dual 1x and 2x read support
- 32-bit APB 3.0 interface for I/O mode that allows full device operations including program, read, and configuration



- 32-bit AXI linear address mapping interface for read operations
- Single chip select line support
- Write protection signal support
- Four-bit bidirectional I/O signals
- Read speeds of x1, x2, and x4
- Write speeds of x1 and x4
- 100 MHz maximum Quad-SPI clock at master mode
- 252-byte entry FIFO depth to improve Quad-SPI read efficiency
- Support for Quad-SPI device up to 128 Mb density
- Support for dual Quad-SPI with two Quad-SPI devices in parallel

Additionally, the linear address mapping mode features include:

- Regular read-only memory access through the AXI interface
- Up to two SPI flash memories
- Up to 16 MB addressing space for one memory and 32 MB for two memories
- AXI read acceptance capability of four
- Both AXI incrementing and wrapping-address burst read
- Automatically converts normal memory read operation to SPI protocol, and vice versa
- Serial, Dual, and Quad-SPI modes

SRAM/NOR Flash

The following figure shows the options for SRAM/NOR flash devices.

Figure 50: SRAM/NOR Flash Configuration Options

Peripheral I/O Pins															Sur	mmary F	Report
← Q ≚ ♦ 9																	
Search: Q-																	
				Bank (LVCMOS 3.3V	~ [}				Ba	nk 1	LVCM	DS 3.	3V ~			
Peripherals	0	1 2	3	4 5	LVCMOS 3.3V	1	12	13	14 15	16	17	18 19	20	21 22	23	24 25	26
 ✓ ✓ SRAM/NOR Flash 				s												SRA	M/NOR
addr[25]		addi			HSTL 1.8V												
NOR CS0	cs0	125			LVCMOS 1.8V	-											
NOR CS1		cs1															
SRAM CS0	cs0																
SRAM CS1		cs1															
SRAM INT																	



The SRAM/NOR controller has the following features:

- 8-bit data bus width
- One chip select with up to 26 address signals (64 MB)
- Two chip selects with up to 25 address signals (32 MB + 32 MB)
- 16-word read and 16-word write data FIFOs
- 8-word command FIFO
- Programmable I/O cycle timing on a per-chip select basis
- Asynchronous memory operating mode

NAND Flash

The following figure shows the NAND flash options.

MIO Configuration									mmary Repo
ank 0 I/O Voltage LVCMOS 3.	3V 🗸	Bar	nk 1 I/O Voltage	LVCMOS 3.3V 🗸					
■ 0	9								
Bearch: Q-									
eripheral	ю		Signal	Ю Туре		Speed	Pullup	Direction	Polarity
Y 🖌 NAND Flash	MIO 0 2 14	~							
data[15:8]									
NAND Flash	MIO 0		cs	LVCMOS 3.3V	~	slow 🗸	ena 🗸	out	
NAND Flash	MIO 2		ale	LVCMOS 3.3V	~	slow 🗸	disabled	out	
NAND Flash	MIO 3		we_b	LVCMOS 3.3V	~	slow 🗸	disabled	out	
NAND Flash	MIO 4		data[2]	LVCMOS 3.3V	~	slow 🗸	disabled	inout	
NAND Flash	MIO 5		data[0]	LVCMOS 3.3V	~	slow 🗸	disabled	inout	
NAND Flash	MIO 6		data[1]	LVCMOS 3.3V	~	slow 🗸	disabled	inout	
NAND Flash	MIO 7		cle	LVCMOS 3.3V	~	slow 🗸	disabled	out	
NAND Flash	MIO 8		re_b	LVCMOS 3.3V	~	slow 🗸	disabled	out	
NAND Flash	MIO 9		data[4]	LVCMOS 3.3V	~	slow 🗸	ena 🗸	inout	
NAND Flash	MIO 10		data[5]	LVCMOS 3.3V	~	slow 🗸	ena 🗸	inout	
NAND Flash	MIO 11		data[6]	LVCMOS 3.3V	~	slow 🗸	ena 🗸	inout	

Figure 51: NAND Controller Options

The NAND controller has the following features:

- 8/16-bit I/O width with one chip select signal
- ONFI specification 1.0
- 16-word read and 16-word write data FIFOs
- 8-word command FIFO



- Programmable I/O cycle timing
- ECC assist
- Asynchronous memory operating mode

Clock Configuration

Figure 52: Clock Configuration



You can configure clocks in the Zynq-7000 device using one of the following methods:

- From the Page Navigator, click **Clock Configuration**.
- In the Zynq block design, click the Clock Configuration block.

The following figure shows a collapsed view of the Clock Configuration page.

Figure 53: Clock Configuration Page (Collapsed)

À Re-customize IP		×
ZYNQ7 Processing System Documentation Pres	stem (5.5) ets 📄 IP Location 🚳 Import XPS Settings	4
Page Navigator —	Clock Configuration	Summary Report
Zynq Block Design	Basic Clocking Advanced Clocking	
PS-PL Configuration	Input Frequency (MHz) 33.333333 CPU Clock Ratio 6:2:1 V	
Peripheral I/O Pins		
MIO Configuration	Search: Q-	
Clock Configuration	Component Clock Source Requested Frequ Actual Frequency(Range(MHz) > Processor/Memory Clocks	
DDR Configuration	> IO Peripheral Clocks	
SMC Timing Calculation	PL Fabric Clocks System Debug Clocks	
Interrupts	> Timers	
	ок	Cancel

The following figure shows an expanded view of the Clock Configuration page.



Figure 54: Processor and Memory Clock Configurations Page (Expanded)

Basic Clocking Advanced	Clocking			
nput Frequency (MHz) 33.333	333 🚫 CF	U Clock Ratio 6:2:1	~	
	0			
+ Q X ♦ 4				
Search: Q-				
Component	Clock Source	Requested Frequ	Actual Frequency(Range(MHz)
Processor/Memory Clocks	3			
CPU	ARM PLL 🗸	666.666666	666.666687	50.0:667.0
DDR	DDR PLL 🗸	533.33333 🛞	533.333374	200.000000 : 534.000
IO Peripheral Clocks				
SMC	IO PLL V	100 🛞	100.000000	10.000000 : 100.000000
QSPI	IO PLL	200	10.000000	10.000000 : 200.000000
ENET0	IO PLL	1000 Mbps	10.000000	
ENET1	IO PLL	1000 Mbps	10.000000	
SDIO	IO PLL	100	10.000000	10.000000 : 125.000000
SPI	IO PLL	166.666666	10.000000	0.000000 : 200.000000
CAN				
CAN CLK	IO PLL	100	10.000000	0.100000 : 100.000000

The Zynq-7000 SoC Technical Reference Manual (UG585) describes the clocking of the PS in detail. The Zynq clocking dialog box lets you set the peripheral clocks. The peripherals on the PS typically allow clock source selection from internal PLLs or from an external clock source. Most of the clocks can select the PLL to generate the clock.

Because the same PLL generates multiple frequencies, it might not be possible to get the exact frequency entered in the Requested Frequency (MHz) column. The achievable frequency is in the Actual Frequency (MHz) column.

Note: The frequency for a specific peripheral depends on many factors, such as input frequency, frequency for other peripherals driven from the same PLL, and restrictions from the architecture. Details of the M & D values chosen by the tool are available in the log file.

DDR Configuration

Figure 55: DDR Controller

Memory Interfaces
DDR2/3,LPDDR2 Controller

To configure DDR, in the Zynq-7000 block design, click the DDR2/3, LPDDR2 Controller block.



The DDR memory controller supports DDR2, DDR3, DDR3L, and LPDDR2 devices and consists of three major blocks: an AXI memory port interface - DDR interface (DDRI), a core controller with transaction scheduler (DDRC), and a controller with digital PHY (DDRP).

The DDRI block interfaces with four 64-bit synchronous AXI interfaces to serve multiple AXI masters simultaneously. Each AXI interface has a dedicated transaction FIFO. The DDRC contains two 32-entry content addressable memories (CAMs) to perform DDR data service scheduling to maximize DDR memory efficiency. It also contains a "fly-by" channel for a low-latency channel to allow access to DDR memory without going through the CAM.

The PHY processes read and write requests from the controller and translates them into specific signals within the timing constraints of the target DDR memory. The PHY uses signals from the controller to produce internal signals that connect to the pins using the digital PHYs. The DDR pins connect directly to the DDR device(s) using the PCB signal traces.

The system accesses the DDR using the DDRI through its four 64-bit AXI memory ports:

- One AXI port is dedicated to the L2-cache for the CPUs and ACP
- Two ports are dedicated to the AXI_HP interfaces
- The other masters on the AXI interconnect share the fourth port

The DDRI arbitrates the requests from the eight ports (four reads and four writes). The arbiter selects a request and passes it to the DDR controller and transaction scheduler (DDRC).

The arbitration is based on a combination of how long the request has been waiting, the urgency of the request, and if the request is within the same page as the previous request.

The DDRC receives requests from the DDRI through a single interface for both read and write flows. Read requests include a tag field that the DDR returns with the data. The DDR controller PHY (DDRP) drives the DDR transactions.

Note: 8-bit interfaces are not supported; however, 8-bit parts can be used to create 16/32-bit interfaces.

The following figure shows the DDR controller Configurations page.



Figure 56:	DDR Controller	Configurations Page
------------	----------------	----------------------------

DDR Configuration			Summary Repo
Enable DDR			
← Q 茶 ≑			
Search: Q-			
Name	Select		Description
 DDR Controller Configuration 			
Memory Type	DDR 3	~	Type of memory interface. Refer to UG585 Zynq Technical Reference
Memory Part	MT41J128M8 JP	~	Memory component part number. For unlisted parts choose "Custom
Effective DRAM Bus Width	32 Bit	~	Data width of DDR interface, not including ECC data width. Refer to U
ECC	Disabled		Enables error correction code support. ECC is supported only for an
Burst Length	8	~	Minimum number of data beats the controller should use when com
DDR	533.333333	\otimes	Memory clock frequency. The allowed freq range is (200.000000 : 53
Internal Vref			Enables internal voltage reference source. Disable to use external Vr
Juntion Temperature (C)	Normal (0-85)	~	Intended operating temperature range. Controls the DDR refresh inte
> Memory Part Configuration			
> Training/Board Details	User Input	~	
Additive Latency (cycles)	0	\otimes	Additive Latency (cycles). Increases the efficiency of the command an
> Enable Advanced options			Enable Advanced DDR QoS settings

GIC - Interrupt Controller

You can configure the Generic Interrupt Controller (GIC) in one of two methods:

- In the Page Navigator, click Interrupts.
- In the Zynq block design, click the GIC block, shown in the following figure.

Figure 57: Generic Interrupt Controller



The following figure shows the Interrupt Port Configuration page.



Figure 58: GIC Interrupts

Interrupts		Summary Repo	rt
← Q ≚ ≑			
Search: Q-			
Interrupt Port	ID	Description	
 Fabric Interrupts 		Enable PL Interrupts to PS and vice versa	
 PL-PS Interrupt Ports 			
IRQ_F2P[15:0]	[91:84], [6	Enables 16-bit shared interrupt port from the PL. MSB is assigned th	
Core0_nFIQ	28	Enables fast private interrupt signal for CPU0 from the PL	
Core0_nIRQ	31	Enables private interrupt signal for CPU0 from the PL	
Core1_nFIQ	28	Enables fast private interrupt signal for CPU1 from the PL	
Core1_nIRQ	31	Enables private interrupt signal for CPU1 from the PL	
 PS-PL Interrupt Ports 			
IRQ_P2F_DMAC_ABORT		Enables shared interrupt abort signal from DMAC to the PL	
IRQ_P2F_DMAC0		Enables shared interrupt signal 0 from DMAC to the PL	
IRQ_P2F_DMAC1		Enables shared interrupt signal 1 from DMAC to the PL	
IRQ_P2F_DMAC2		Enables shared interrupt signal 2 from DMAC to the PL	
IRQ_P2F_DMAC3		Enables shared interrupt signal 3 from DMAC to the PL	
IRQ_P2F_DMAC4		Enables shared interrupt signal 4 from DMAC to the PL	
IRQ_P2F_DMAC5		Enables shared interrupt signal 5 from DMAC to the PL	
IRQ_P2F_DMAC6		Enables shared interrupt signal 6 from DMAC to the PL	
IRQ_P2F_DMAC7		Enables shared interrupt signal 7 from DMAC to the PL	
IDO DE SMO		Enables charad interrupt signal from SMC to the DI	

GIC is a centralized resource for managing interrupts sent to the CPUs from the PS and PL. The controller enables, disables, masks, and prioritizes the interrupt sources and sends them to the selected CPU (or CPUs) in a programmed manner as the CPU interface accepts the next interrupt. In addition, the controller supports security extension for implementing a security-aware system.

- The controller is based on the Arm[®] Generic Interrupt Controller architecture version 1.0 (GIC v1), non-vectored.
- The private bus on the CPU accesses the registers for fast read/write response by avoiding temporary blockage or other bottlenecks in the Interconnect.
- The interrupt distributor centralizes all interrupt sources before dispatching the one with the highest priority to the individual CPUs.

The GIC ensures that, when you target an interrupt to several CPUs, only one CPU takes the interrupt at a time. All interrupt sources contain a unique interrupt ID number. All interrupt sources have their own configurable priority and list of targeted CPUs.



Both the Zynq-7000 SoC Technical Reference Manual (UG585) and the Zynq-7000 SoC Software Developers Guide (UG821) contain information regarding the logic blocks in the Zynq-7000 device.

Interconnect between PS and PL

AXI_HP Interfaces

Figure 59: AXI_HP Interfaces

High Performamce AXI 32b/64b Slave Ports

The four AXI_HP interfaces provide PL bus masters with high-bandwidth data paths to the DDR and OCM memories. Each interface includes two FIFO buffers for read and write traffic. The PL to the memory Interconnect routes the high-speed AXI_HP ports either to two DDR memory ports or to the OCM. The AXI_HP interfaces are also referenced as AXI FIFO interfaces (AFI), to emphasize their buffering capabilities.

 \diamondsuit

IMPORTANT! You must enable the PL level shifters using LVL_SHFTR_EN before PL logic communication can occur.

Enable these interfaces by selecting **PS-PL Configuration** from the Page Navigator and expanding the **HP Slave AXI Interface** option as shown in the following figure.



Figure 60: Enabling AXI HP Interfaces

			Summary Report
• Q ≭ ≑			
earch: Q			
ame	Select		Description
General			
AXI Non Secure Enablement	0	~	Enable AXI Non Secure Transaction
GP Slave AXI Interface			
HP Slave AXI Interface			
 S AXI HP0 interface 	\checkmark		Enables AXI high performance slave interface 0
S AXI HP0 DATA WIDTH	64	~	Allows HP0 to be used in 32/64 bit data width mode
> S AXI HP1 interface			Enables AXI high performance slave interface 1
> S AXI HP2 interface			Enables AXI high performance slave interface 2
> S AXI HP3 interface			Enables AXI high performance slave interface 3
ACP Slave AXI Interface			
DMA Controller			
PS-PL Cross Trigger interface			Enables PL cross trigger signals to PS and vice-versa

The interfaces provide a high-throughput data path between PL masters and PS memories including the DDR and on-chip RAM. The main features include:

- 32- or 64-bit data wide master interfaces (independently programmed per port)
- Efficient dynamic upsizing to 64 bits for aligned transfers in 32-bit interface mode, controllable using AxCACHE
- Automatic expansion to 64-bits for unaligned 32-bit transfers in 32-bit interface mode
- Programmable release threshold of write commands
- Asynchronous clock frequency domain crossing for all AXI interfaces between the PL and PS
- Smoothing out of "long-latency" transfers using 1 KB (128 by 64 bit) data FIFOs for both reads and writes
- QoS signaling available from PL ports
- Command and Data FIFO fill-level counts available to the PL
- Standard AXI 3.0 interfaces support
- Programmable command issuance to the interconnect, separately for read and write commands
- Large slave interface read acceptance capability in the range of 14 to 70 commands (burst length dependent)



• Large slave interface write acceptance capability in the range of 8 to 32 commands (burst length dependent)

AXI ACP Interface

The Accelerator Coherency Port (ACP) provides low-latency access to programmable logic masters, with optional coherency and L1 and L2 cache.

From a system perspective, the ACP interface has similar connectivity as the APU CPUs. Due to this close connectivity, the ACP directly competes for resource access outside of the APU block.



IMPORTANT! You must enable the PL level shifters using LVL_SHFTR_EN before PL logic communication can occur.

In the ZYNQ7 block design, click the 64b AXI ACP Slave Ports block to configure the AXI_ACP.



Figure 61: AXI ACP Configuration

Alternatively, select the **PS-PL Configuration** and expand **ACP Slave AXI Interface**.

The following figure shows the ACP AXI Slave Configuration page.

Figure 62: **ACP Slave AXI Interface Page**

PS-PL Configuration			Summary Report
← Q ≚ ♦			
Search: Q-			
Name	Select		Description
> General			
> AXI Non Secure Enablement	0	~	Enable AXI Non Secure Transaction
> GP Slave AXI Interface			
> HP Slave AXI Interface			
 ACP Slave AXI Interface 			
S AXI ACP interface	\checkmark		Enables AXI coherent 64-bit slave interface
Tie off AxUSER			Tie off AxUSER signals to high, enabling coherency when allowed by \ldots
> DMA Controller			
> PS-PL Cross Trigger interface			Enables PL cross trigger signals to PS and vice-versa



AXI GP Interfaces

AXI_GP features include:

- Standard AXI protocol
- Data bus width: 32
- Master port ID width: 12
- Master port issuing capability: 8 reads, 8 writes
- Slave port ID width: 6
- Slave port acceptance capability: 8 reads, 8 writes

These interfaces are connected directly to the ports of the master interconnect and the slave interconnect without additional FIFO buffering, unlike the AXI_HP interfaces, which have elaborate FIFO buffering to increase performance and throughput. Therefore, the performance is constrained by the ports of the master interconnect and the slave interconnect. These interfaces are for general-purpose use only; they are not intended to achieve high performance.

 \diamondsuit

IMPORTANT! You must enable the PL level shifters using LVL_SHFTR_EN before PL logic communication can occur.

In the ZYNQ7 block design, click the following block to configure the AXI_GP interface.

Figure 63: AXI GP Configuration

32b GP	32b GP
AXI	AXI
Master	Slave
Ports	Ports

Alternatively, in the Page Navigator, select the **PS-PL Configuration** and expand the **GP Master AXI Interface** and **GP Slave AXI Interface** options.

The following figure shows the GP AXI Master and Slave Configuration page.



Figure 64: GP Master and Slave AXI Interfaces

PS-PL Configuration		Summary Report
← Q ≍ ¢		
Search: Q.		
Name	Select	Description
> General		
 AXI Non Secure Enablement 	0 ~	Enable AXI Non Secure Transaction
✓ GP Master AXI Interface		
✓ M AXI GP0 interface	\checkmark	Enables General purpose AXI master interface 0
Static remap		Enables static remap for GP0 interface
Thread ID Width	12	Thread ID Width for GP0 interface
 M AXI GP1 interface 		Enables General purpose AXI master interface 1
Static remap	0	Enables static remap for GP1 interface
Thread ID Width	12	Thread ID Width for GP1 interface
 GP Slave AXI Interface 		
S AXI GP0 interface		Enables General purpose 32-bit AXI Slave interface 0
S AXI GP1 interface		Enables General purpose 32-bit AXI Slave interface 1

PS-PL Cross Trigger Interface

An embedded cross trigger (ECT) is the cross-triggering mechanism. Through ECT, a CoreSight technology component can interact with other components by sending and receiving triggers. ECT is implemented with two components:

- Cross trigger matrix (CTM)
- Cross trigger interface (CTI)

One or more CTMs form an event broadcasting network with multiple channels. A CTI listens to one or more channels for an event, maps a received event into a trigger, and sends the trigger to one or more CoreSight components connected to the CTI. A CTI also combines and maps the triggers from the connected CoreSight technology components and broadcasts them as events on one or more channels. Both CTM and CTI are CoreSight technology components of the control and access class.

ECT is configured with:

- Four broadcast channels
- Four CTIs

Note: Power-down is not supported.



You can enable cross-triggering by selecting the PS-PL Cross Trigger Interface in the ZYNQ7 Processing System configuration dialog box, shown in the following figure.

PS-PL Configuration		Summary Repor
← Q 풒 ≑		
Search: Q.		
Name > DMA Controller	Select	Description
 PS-PL Cross Trigger interface 		Enables PL cross trigger signals to PS and vice-versa
 Input Cross Trigger 		
Cross Trigger Input0	DISABLED	Enables PL cross trigger signal 0 to PS CPU Debug Request event
Cross Trigger Input1	DISABLED	Enables PL cross trigger signal 1 to PS CPU Debug Request event
Cross Trigger Input2	DISABLED	Enables PL cross trigger signal 2 to PS CPU Debug Request event
Cross Trigger Input3	DISABLED	Enables PL cross trigger signal 3 to PS CPU Debug Request event
 Output Cross Trigger 		
Cross Trigger Output0	DISABLED	Enables PS CPU Debug Acknowledgement event to PL cross trigger
Cross Trigger Output1	DISABLED	Enables PS CPU Debug Acknowledgement event to PL cross trigger
Cross Trigger Output2	DISABLED	Enables PS CPU Debug Acknowledgement event to PL cross trigger
Cross Trigger Output3	DISABLED	Enables PS CPU Debug Acknowledgement event to PL cross trigger

Figure 65: PS-PL Cross Trigger Interface

Using the Programmable Logic (PL)

The PL provides a rich architecture of user-configurable capabilities, as follows:

- Configurable logic blocks (CLB)
 - 6-input look-up tables (LUTs) with memory capability within the LUT
 - 。 Register and shift register functionality
 - Adders that can be cascaded
- 36 Kb block RAM
- Dual ports, up to 72 bits wide
- Configurable as dual 18 Kb
- Programmable FIFO logic
- Built-in error correction circuitry
- Digital signal processing DSP48E1 Slice
 - ^o 25 × 18 two's complement multiplier/accumulator high-resolution (48 bit) signal processor



- Power-saving 25-bit pre-adder to optimize symmetrical filter applications
- Advanced features: optional pipelining, optional ALU, and dedicated buses for cascading
- Clock management:
 - UHigh-speed buffers and routing for low-skew clock distribution
 - Frequency synthesis and phase shifting
 - Low-jitter clock generation and jitter filtering
- Configurable I/Os
 - High-performance SelectIO technology
 - High-frequency decoupling capacitors within the package for enhanced signal integrity
 - Digitally controlled impedance that can be tri-state for lowest power, high-speed I/O operation
 - High range (HR) I/Os support 1.2 V to 3.3 V
 - High performance (HP) I/Os support 1.2 V to 1.8 V (7z030, 7z045, and 7z100 devices)
- Low-power gigabit transceivers
 - 。 (7z030, 7z045, and 7z100 devices)
 - High-performance transceivers capable of up to 12.5 Gb/s (GTX)
 - . Low-power mode optimized for chip-to-chip interfaces
 - Advanced transmit pre- and post-emphasis, and receiver linear (CTLE) and decision feedback equalization (DFE), including adaptive equalization for additional margin
- Analog-to-digital converter (XADC)
 - Dual 12-bit 1 MSPS analog-to-digital converters (ADCs)
 - Up to 17 flexible and user-configurable analog inputs
 - On-chip or external reference option
 - On-chip temperature (±4°C max error) and power supply (±1% max error) sensors
 - Continuous JTAG access to ADC measurements
- Integrated interface blocks for PCI Express designs (7z030, 7z045, and 7z100 devices)
 - Compatible to the PCI Express base specification 2.1 with Endpoint and Root Port capability
 - Supports Gen1 (2.5 Gb/s) and Gen2 (5.0 Gb/s) speeds
- Advanced configuration options, advanced error reporting (AER), end-to-end CRC (ECRC)



Creating Custom Logic

The Vivado[®] IP packager lets you and third-party IP developers use the Vivado IDE to prepare an intellectual property (IP) design for use in the Vivado IP catalog. The IP user can then instantiate this third-party IP into a design in the Vivado Design Suite.

When IP developers use the Vivado Design Suite IP packaging flow, the IP user has a consistent experience whether using Xilinx[®] IP, third-party IP, or customer-developed IP within the Vivado Design Suite.

IP developers can use the IP packager feature to package IP files and associated data into a ZIP file. The IP user receives this generated ZIP file and installs the IP into the Vivado Design Suite IP catalog. The IP user then customizes the IP through parameter selections and generates an instance of the IP.

See the Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994) and the Vivado Design Suite Tutorial: Designing IP Subsystems Using IP Integrator (UG995) for more information.

To verify the proper packaging of the IP before handing it off to the IP user, Xilinx recommends that the IP developer run each IP module completely through the IP user flow to validate that the IP is ready for use.

Zynq-7000 Processing System Verification

The Zynq7000 SoC Verification IP (VIP) is developed for customers designing Zynq-based applications. It enables the functional verification of PL logic by mimicking the PS-PL interfaces in PS logic. This VIP is delivered as a package of encrypted Verilog modules. VIP operation is controlled by using a sequence of Verilog tasks contained in a Verilog-syntax file. For more information on the Zynq VIP, see the Zynq UltraScale+ MPSoC Verification IP Data Sheet (DS940).

Features

- Pin compatible and Verilog-based simulation model
- Supports all AXI interfaces
 - 。 AXI 3.0 compliant
- 32/64-bit data-width for AXI_HP, 32-bit for AXI_GP and 64-bit for AXI_ACP
- Sparse memory model (for DDR) and a RAM model (for OCM)
- SystemVerilog task-based API
- Delivered in Vivado Design Suite
- Blocking and non-blocking interrupt support
- ID width support as per the Zynq-7000 specification



- Support for FIXED, INCR, and WRAP transaction types
- Support for all Zynq-7000 supported burst lengths and burst sizes
- Protocol checking, provided by the AXI VIP models
- Read/Write request capabilities
- System address decode for OCM/DDR transactions

Additional Features

- System address decode for register map read transactions (only default value of the registers can be read)
- Support for static remap of AXI_GP0 and AXI_GP1
- Configurable latency for read/write responses
- First-level arbitration scheme based on the priority indicated by the AXI QoS signals
- Datapath connectivity between any AXI master in PL and the PS memories and register map
- Parameters to enable and configure AXI master and slave ports
- APIs to set the traffic profile and latencies for different AXI master and slave ports
- Support for FPGA logic clock generation
- Soft reset control for the PL
- API support to pre-load the memories, read/wait for the interrupts from PL, and checks for certain data patterns to be updated at certain memory location
- All unused interface signals that output to the PL are tied to a valid value
- Semantic checks on all other unused interface signals

Additional Resources for Zynq-7000 SoC Embedded Design Flow

The Zynq-7000 SoC: Embedded Design Tutorial (UG1165) provides additional information on using Zynq-7000 SoC devices. The examples are targeted for the Xilinx ZC702 Rev 1.0 evaluation board and the tools used are the Vivado[®] Design Suite and the Vitis[™] unified software platform.

The Zynq-7000 SoC: Embedded Design Tutorial (UG1165) describes the creation of a hardware and software platform for Zynq-7000 SoCs using Vivado, Vitis software development platform, and Petalinux Tools. The tutorial also describes the steps to debug software using the debug features of the Vitis software platform IDE and provides information on creating boot images for Zynq-7000 SoC systems.



Chapter 4

Using a MicroBlaze Processor in an Embedded Design

The Vivado[®] IDE IP integrator is a powerful tool that lets you stitch together a processor-based system.

The MicroBlaze[™] embedded processor is a reduced instruction set computer (RISC) core, optimized for implementation in Xilinx[®] Field Programmable Gate Arrays (FPGAs).

The following figure shows a functional block design of the MicroBlaze core.




Figure 66: Block Design of MicroBlaze Core

The MicroBlaze processor is highly configurable: you can select a specific set of features required by your design. The fixed feature set of the processor includes:

• Thirty-two 32-bit or 64-bit general purpose registers



- 32-bit instruction word with three operands and two addressing modes
- 32-bit address bus, extensible to 64-bits
- Single issue pipeline

In addition to these fixed features, the MicroBlaze processor has parameterized values that allow selective enabling of additional functionality.

RECOMMENDED: Older (deprecated) versions of MicroBlaze support a subset of the optional features described in this manual. Only the latest (preferred) version of MicroBlaze (v11.0) supports all options. Xilinx recommends that new designs use the latest preferred version of the MicroBlaze processor.

See the MicroBlaze Processor Reference Guide (UG984) for more information.

MicroBlaze can be implemented either as a 32-bit processor or a 64-bit processor, depending on user requirements. In general, Xilinx recommends that you select the 32-bit processor implementation unless specific requirements cannot be met. The 64-bit processor extends general-purpose registers to 64 bits, provides additional instructions to handle 64-bit data, and can transparently address instructions and data using up to a 64-bit address. In addition, the floating point unit (FPU) is extended to support double precision.

Another useful document reference is the *Triple Modular Redundancy* (TMR) LogiCORE IP Product Guide (PG268), which provides soft error detection, correction and recovery for Xilinx devices. The guide describes the IP cores that are part of the solution, and explains typical use cases.

Creating a MicroBlaze Processor Design

Designing with a MicroBlaze processor in the Xilinx Vivado IP integrator is different than it was in the legacy ISE[®] Design Suite and the Embedded Development Kit (EDK).


The Vivado IDE uses the IP integrator tool for embedded development. The IP integrator is a GUI-based interface that lets you stitch together complex IP subsystems.

A variety of IP are available in the Vivado IDE IP catalog to meet the needs of complex designs. You can also add custom IP to the IP catalog.

Designing with the MicroBlaze Processor

- 1. In the Flow navigator panel, under IP integrator, click the **Create Block Design** button to open the Create Block Design dialog box.
- 2. Type the Design Name, as shown in the following figure.





The Block Design window opens, as shown in the following figure.

Diagram ? _ D 🛛 🗙
@ Q X ∑ ⊕ Q X ⊕ + □ ▶ ♥ ♥ ♥ C □ □ ♦ \$
This design is empty. Press the 🕂 button to add IP.

3. Within the empty design, use either the Add IP button **t** on the design canvas, or rightclick in the canvas, and select Add IP.

A Search box opens to let you search for and select the MicroBlaze processor, as shown in the following figure.



Search: Q-micr (3 matches)	IP Details)
MicroBlaze	Name: MicroBlaze Version: 11.0	
MicroBlaze Debug Module (MDM) MicroBlaze MCS	Interfaces: AXI4, AXI4-Stream	
	Description: The MicroBlaze 32 and 64 bit soft processor core, providing an instruction set optimized for embedded applications with many user-configurable options. MicroBlaze has many advanced architecture features like Instruction and Data-side	
ENTER to select, ESC to cancel, Ctrl+Q for IP details	cache with AXI interfaces,	

When you select the MicroBlaze IP, the Vivado IP integrator adds the IP to the design, and a graphical representation of the processing system displays, as shown in the following figure.



Note: The Tcl command is as follows:

create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0

4. Double-click the MicroBlaze IP in the canvas to invoke the Re-customize IP process, which displays the Re-customize IP configuration page for the MicroBlaze processor, shown in the following figure.

Using the MicroBlaze Configuration Window

The following figure shows the Welcome page of the MicroBlaze configuration wizard.



Figure 67: MicroBlaze Configuration Wizard

A Re-customize IP MicroBlaze (11.0)		×
Documentation PLocation Advanced Performance Resource Estimates 00.0 0.0	Component Name microblaze_0 Welcome to MicroBlaze Configuration Wizard MicroBlaze MicroBlaze Select a predefined configuration with Select Configuration below. Information about the selected configuration and be found in the tooltip. Each predefined configuration completely changes the MicroBlaze parameters. • Select a predefined configuration, click on the Next button, click on the Advanced button at the top to directly access parameters in a tabbed interface, or click OK to accept the configuration and close the dialog. Predefined Configuration Select Configuration Current Settings Select Processor Implementation @ 32 General Settings Select implementation optimization PERFORMANCE	Î
Resource Usage BRAM: 0 DSP48E: 0		e 1 of 4 Cancel

The MicroBlaze Configuration wizard provides the following:

- Predefined configuration templates for one-click configuration.
- Estimates of MicroBlaze relative frequency, area, and performance, giving immediate feedback based on selected configuration options.
- Page by page guidance through the configuration process.
- Tool tips for all configuration options to understand the effect of each option.
- An **Advanced** button that provides a tabbed interface for direct access to all of the configuration options, see MicroBlaze Configuration Wizard: Advanced Mode.

IMPORTANT! Interrupt & Reset and PVR options are only accessible through the Advanced mode.

The MicroBlaze Configuration wizard includes the following pages which are shown depending on the options selected on the Welcome page:



- Welcome Page: Shows the Predefined Configurations and General Settings. See the MicroBlaze Configuration Wizard: Welcome Page for more information.
- **General**: Shows the selection of execution units and optimization settings (this General information is persistent). See the MicroBlaze Configuration Wizard: General Page for more information.
- Exceptions: Shows the Exceptions page when you select Enable Selections that option on the Welcome Page. See the MicroBlaze Configuration Wizard: MMU Page for more information.
- Cache: Cache settings page is shown when you select Use Instructions and Data Caches. See the MicroBlaze Configuration Wizard: Cache Page for more information.
- **MMU**: Shows the MMU settings page when you select **Use Memory Management** on the Welcome Page. See the MicroBlaze Configuration Wizard: MMU Page for more information.
- **Debug**: Shows the number of breakpoints and watchpoints when you select **Enable MicroBlaze Debug Module Interface**. See the MicroBlaze Configuration Wizard: Debug Page for more information.
- **Buses**: Shows the Bus settings, which are persistent, as the last page of the configuration wizard. See the MicroBlaze Configuration Wizard: Buses Page for more information.

The left portion of the dialog box shows the relative values of the frequency, area, and performance for the current settings, BRAM, and DSP numbers:

• **Frequency**: Estimated frequency percentage relative to the maximum achievable frequency with this architecture and speed grade, which gives an indication of the relative frequency that can be achieved with the current settings.

Note: This is an estimate based on a set of predefined benchmarks, which can deviate up to 30% from the actual value. Do not take this estimation as a guarantee that the system can reach a corresponding frequency.

• Area: Estimated area percentage in LUTs relative to the maximum area using this architecture, which gives an indication of the relative MicroBlaze area achievable with the current settings.

Note: This is an estimate, which can deviate up to 5% from the actual value. Do not take this estimation as a guarantee that the implemented area matches this value.

• **Performance**: Indicates the relative MicroBlaze processor performance achievable with the current settings, relative to the maximum possible performance.

Note: This is an estimate based on a set of benchmarks, and actual performance can vary significantly depending on the user application.

- **BRAMs**: Total number of block RAMs used by the MicroBlaze processor. The instruction and data caches, and the branch target cache use block RAMs, as well as the memory management unit (MMU), which uses one block RAM in virtual or protected mode with 32-bit mode, and two with 64-bit mode.
- **DSP48**: Total number of DSP48 used by the MicroBlaze processor. The integer multiplier, and the floating point unit (FPU) use this total value to implement float multiplication.



MicroBlaze Configuration Wizard: Welcome Page

The simplest way to use the MicroBlaze Configuration wizard is to select one of the ten predefined templates, each defining a complete MicroBlaze configuration. You can use a predefined template as a starting point for a specific application, using the wizard to refine the configuration, by adapting performance, frequency, or area.

When you modify an option, you received direct feedback that shows the estimated relative change in performance, frequency, and area in the information display.

The three presets are:

- **Microcontroller preset**: Microcontroller preset suitable for microcontroller designs. Area optimized, with no caches and debug enabled.
- **Real-time preset**: Real-time preset geared towards real-time control. Performance optimized, small caches and debug enabled, most execution units.
- **Application preset**: Application preset design for high performance applications. Performance optimized, large caches and debug enabled, and all execution units including floating-point.

The other options are:

- Minimum Area: The smallest possible MicroBlaze core. No caches or debug.
- Maximum Performance: Maximum possible performance. Large caches and debug, as well as all execution units.
- **Maximum Frequency**: Maximum achievable frequency. Small caches and no debug, with few execution units.
- Linux with MMU: Settings suitable to get high performance when running Linux with MMU. Memory Management enabled, large caches and debug, and all execution units.
- Low-end Linux with MMU: Settings corresponding to the MicroBlaze Embedded Reference System. Provides suitable settings for Linux development on low-end systems. Memory Management enabled, small caches and debug.
- **Typical**: Settings giving a reasonable compromise between performance, area, and frequency. Suitable for standalone programs, and low-overhead kernels. Caches and debug enabled.
- **Frequency Optimized**: Designed to provide all MicroBlaze features, including MMU, while still achieving high frequency by utilizing the frequency optimized 8-stage pipeline.

The following figure shows the **Predefined Configurations** in the Configuration wizard.



Figure 68: MicroBlaze Predefined Configuration Settings

	e	
Usage Information		
	efined configuration with Select Configuration below. Information about the selecte in the tooltip. Each predefined configuration completely changes the MicroBlaze para	_
· · · · · ·	e configuration, click on the <i>Next</i> button, click on the <i>Advanced</i> button at the top to eters in a tabbed interface, or click <i>OK</i> to accept the configuration and close the di	
access param		alog.
Predefined Configuratio	ins	
Select Configuration	Current Settings	
	Current Settings	
elect Processor Implem	Microcontroller Preset	
32 64	Real-time Preset	
	Application Preset	
General Settings	Minimum Area	
	Maximum Performance	
Select implementat	Maximum Frequency	>
	Linux with MMU	
	Low-end Linux with MMU	
		Page 1 of 4

Select Processor Implementation

Select 32-bit or 64-bit processor implementation. The 64-bit processor extends all registers to 64 bits, provides additional instructions to handle 64-bit data, and can address up to 4 EB instructions and data using up to a 64-bit address. The extended addressing is selected on the General tab.

The compiler automatically generates a 64-bit executable when 64-bit mode is selected.



General Settings

If a pre-defined template is not used, you can select the options from the pages, which are available for fine-tuning the MicroBlaze processor, based on your design needs. As you position the mouse over these different options, a tooltip informs you what the particular option means. The following bullets detail these options.

- Select implementation optimization: When set to:
 - **PERFORMANCE**: Implementation is selected to optimize computational performance, using a five-stage pipeline.
 - **AREA**: Implementation is selected to optimize area, using a three-stage pipeline with lower instruction throughput.
 - **FREQUENCY**: Implementation is selected to optimize MicroBlaze frequency, using an eight-stage pipeline.
- **RECOMMENDED:** It is recommended to select AREA optimization on architectures with limited resources such as Artix 7 or Spartan 7 devices. Selecting FREQUENCY optimization is recommended in order to reach system frequency targets, particularly with cache-based external memory, MMU, and/or large LMB memory. However, if performance is critical, AREA or FREQUENCY optimization should not be selected, because some instructions require additional clock cycles to execute.

Note: You cannot use the Memory Management Unit (MMU), Branch Target Cache, Instruction Cache Streams, Instruction Cache Victims, Data Cache Victims, and AXI Coherency Extension (ACE) with area optimization.

• Enable MicroBlaze Debug Module Interface: Enable debug to be able to download and debug programs using Xilinx System Debugger (XSDB).

RECOMMENDED: Unless area resources are very critical, it is recommended that debugging be always enabled.

• Use Instruction and Data Caches: You can use MicroBlaze with an optional instruction cache for improved performance when executing code that resides outside the LMB address range.

The instruction cache has the following features:

- Direct mapped (1-way associative)
- User selectable cacheable memory address range
- Configurable cache and tag size
- Caching over AXI4 interface (M_AXI_IC) or CacheLink (XCL) interface
- Option to use 4 or 8 word cache line
- Cache on and off controlled using a bit in the MSR
- Optional WIC instruction to invalidate instruction cache lines
- Optional stream buffers to improve performance by speculatively pre-fetching instructions



- Optional victim cache to improve performance by saving evicted cache lines
- Optional parity protection; invalidates cache lines if Block RAM bit error is detected
- Optional data width selection to either use 32 bits, an entire cache line, or 512 bits

Activating caches significantly improves performance when using external memory, even if you must select small cache sizes to reduce resource usage.

- **Enable Exceptions**: Enables exceptions when using an operating system with exception support, or when explicitly adding exception handlers in a standalone program.
- Use Memory Management: Enables Memory Management if planning to use an operating system such as Linux -with support for virtual memory of memory protection.

Note: When you enable area optimized MicroBlaze or stack protection, the Memory Management Unit is not available.

- Enable Discrete Ports: Enables discrete ports on the MicroBlaze instance, which is useful for:
 - Generating software breaks (Ext_BRK, Ext_NM_BRK)
 - Managing processor sleep and wakeup (Sleep, Hibernate, Suspend, Wakeup, Dbg_Wakeup)
 - Handling debug events (Debug_Stop, MB_Halted)
 - Signaling error when using fault tolerance (MB_Error)
 - Pausing the processor (Pause, Pause_Ack, Dbg_Continue)
 - Setting reset mode (Reset_Mode)

MicroBlaze Configuration Wizard: General Page

The following figure shows the General page of the MicroBlaze Configuration wizard.



Figure 69: General Page of the MicroBlaze Configuration Wizard

	General
nstructions	
Enable Barrel Shifter	
Enable Floating Point Unit	NONE ~
Enable Integer Multiplier	NONE ~
Enable Integer Divider	
Enable Additional Mac	hine Status Register Instructions
Enable Pattern Compar	ator
Enable Reversed Load/	Store and Swap Instructions
Enable Additional Strea	am Instructions
Select Extended Addressing	I NONE V
Optimization	
Select implementation opti	mization PERFORMANCE 🗸
Enable Branch Target C	ache
Branch Target Cache Size	DEFAULT 🗸
ault Tolerance	
Lauro Enable	Fault Tolerance Support

Instructions

- Enable Barrel Shifter: Enables a hardware barrel shifter in MicroBlaze. This parameter enables the instructions bsrl, bsra, bsll, bsrli, bsrai, bslli, bsifi, and bsefi. With the 64-bit processor implementation the corresponding long instructions are also enabled. Enabling the barrel shifter can dramatically improve the performance of an application, but increases the size of the processor. The compiler uses the barrel shift instructions automatically if this parameter is enabled.
- Enable Floating Point Unit: Enables a floating point unit (FPU) based on the IEEE-754 standard. Single-precision is available with the 32-bit processor implementation, and double-precision is added with the 64-bit implementation. Using the FPU significantly improves the floating point performance of the application and significantly increases the size of MicroBlaze.

Setting this parameter to BASIC enables add, subtract, multiply, divide and compare instructions. Setting it to EXTENDED also enables convert and square-root instructions. The compiler automatically uses the FPU instructions corresponding to setting of this parameter.

• Enable Integer Multiplier: Enables a hardware integer multiplier in MicroBlaze. This parameter enables the instructions mul and muli when set to MUL32.



When set to MUL64, this enables the additional instructions: mulh, mulhu, and mulhsu for 64-bit multiplication. This parameter can be set to NONE to free up DSP48 primitives in the device for other uses. Setting this parameter to NONE has a minor effect on the area of the MicroBlaze processor. When this parameter is enabled, the compiler uses the mul instructions automatically.

- Enable Integer Divider: Enables a hardware integer divider in MicroBlaze. This parameter enables the instructions, idiv and idivu. Enabling this parameter can improve the performance of an application that performs integer division, but increases the size of the processor. When this parameter is enabled, the compiler uses the idiv instructions automatically.
- Enable Additional Machine Status Register Instructions: Enables additional machine status register (MSR) instructions for setting and clearing bits in the MSR. This parameter enables the instructions msrset and msrclr. Enabling this parameter improves the performance of changing bits in the MSR.
- Enable Pattern Comparator: Enables pattern compare instructions pcmpbf, pcmpeq, and pcmpne.

The pattern compare bytes find (pcmpbf) instructions return the position of the first byte that matches between two words and improves the performance of string and pattern matching operations. The Vitis^M libraries use the pcmpbf instructions automatically when this parameter is enabled.

The pempeq and pempne instructions return 1 or 0 based on the equality of the two words. These instructions improve the performance of setting flags and the compiler uses them automatically. With the 64-bit processor implementation, the corresponding long instructions are also enabled.

Selecting this option also enables count leading zeroes instruction, clz. The clz instruction can improve performance of priority decoding, and normalization.

- Enable Reversed Load/Store and Swap Instructions: Enables reversed load/store and swap instructions lbur, lhur, lwr, sbr, shr, swr, swapb, and swaph. With the 64-bit processor implementation, the long reversed load/store instructions llr and slr are also enabled. The reversed load/store instructions read or write data with opposite endianness, and the swap instructions allow swapping bytes or half-words in registers. These instructions are mainly useful to improve performance when dealing with big-endian network access with a little-endian MicroBlaze.
- Enable Additional Stream Instructions: Provides additional functionality when using AXI4-Stream links, including dynamic access instruction getd and putd that use registers to select the interface.

The instructions are also extended with variants that provide:

- Atomic get, getd, put, and putd instructions
- Test-only get and getd instructions



• get and getd instructions that generate a stream exception if the control bit is not set

IMPORTANT! The extended stream instructions must be enabled to use these additional instructions, and at least one stream link must be selected. The stream exception must be enabled to use instructions that generate stream exceptions.

- Select Extended Addressing: Set the memory addressing capability. With the 32-bit processor implementation, this enables additional load/store instructions to be able to access a larger address space than 4GB (32-bit address). With the 64-bit processor implementation, the extended address is handled by normal load/store instructions. The data side LMB and AXI bus addresses are extended to the number of address bits corresponding to the selected memory size. The available choices are:
 - NONE (32-bit address, no additional instructions)
 - 64GB (36-bit address)
 - **1TB** (40-bit address)
 - 16TB (44-bit address)
 - 。 256TB (48-bit address)
 - **16EB** (64-bit address)
 - 4PB (52-bit address)

For more information, including software usage and limitations, see the *MicroBlaze Processor Reference Guide* (UG984).

Optimization

 \bigcirc

- Select implementation optimization: This option is the same as in the General Settings options.
- **Enable Branch Target Cache**: When set, implements the branch target, which improves branch performance by predicting conditional branches and caching branch targets.

TIP: The Enable Branch Target Cache option is not enabled when Select implementation optimization is set to AREA on the MicroBlaze Configuration Wizard: Welcome Page . Conversely, enabling Branch Target Cache disables the Area option in Select implementation optimization.

• Branch Target Cache Size: Specify the size of the cache for branch targets.

Fault Tolerance

• Auto/Manual: Determines if the Vivado tool will automatically enable fault tolerance, or if you will specify it manually.



- Enable Fault Tolerance Support: When enabled, MicroBlaze protects internal block RAM with parity, and supports error correcting codes (ECC) in LMB block RAM, including exception handling of ECC errors. This prevents a bit flip in block RAM from affecting the processor function.
 - If this value is auto-computed (by not overriding it), fault tolerance is automatically enabled in MicroBlaze when ECC is enabled in connected LMB BRAM controllers.
 - If fault tolerance is explicitly enabled, the IP integrator tool enables ECC automatically in connected LMB BRAM Controllers.
 - If fault tolerance is explicitly disabled, ECC in connected LMB BRAM controllers is not affected.

MicroBlaze Configuration Wizard: Cache Page

The following figure shows the Cache options page for the MicroBlaze configuration.

Figure 70: Cache Options Page of the MicroBlaze Configuration Wizard

			Cache					
Enable Instruction Cache			Enable Data Cache					
Instruction Cache Feature			Data Cache Feature					
Size in Bytes	32kB	~	Size in Bytes	32kB	~			
Line Length	4	~	Line Length	4	~			
AUTO Base Address	0x00000000	0	Auro Base Address	0x00000000	0			
AUTO High Address	0x3FFFFFFF	0	AUTO High Address	0x3FFFFFFF	0			
 Enable Writes 			 Enable Writes 					
мито Use Cache for All Memory Accesses			мло Use Cache for All Memory Accesses					
Use Distributed RAM for Ta	ags		Use Distributed RAM for T	ags				
Data Width	32-bit	~	Data Width	32-bit	~			
Number of Streams	0	~	Enable Write-back Storage	Policy				
Number of Victims	0	~	Number of Victims	0	~			

• Enable Instruction Cache: Uses this cache only when it is also enabled in software by setting the instruction cache enable (ICE) bit in the machine status register (MSR).

The Instruction Cache configurable options are:

- **Size in Bytes**: Specifies the size of the instruction cache if C_USE_ICACHE is enabled. Not all architectures permit all sizes.
- **Line Length**: Select between 4, 8, or 16 word cache line length for cache miss-transfers from external instruction memory.
- **Base Address**: Specifies the base address of the instruction cache. This parameter is used only if C_USE_ICACHE is enabled.



- **High Address**: Specifies the high address of the instruction cache. This parameter is used only if C_USE_ICACHE is enabled.
- **Enable Writes**: When enabled, one can invalidate instruction cache lines with the wic instruction. This parameter is used only if C_USE_ICACHE is enabled.
- **Use Cache for All Memory Accesses:** When enabled, uses the dedicated cache interface on MicroBlaze is for all accesses within the cacheable range to external instruction memory, even when the instruction cache is disabled.

Otherwise, the instruction cache uses the peripheral AXI for these accesses when the instruction cache is disabled.

When enabled, an external memory controller must provide only a cache interface MicroBlaze instruction memory. Enable this parameter when using AXI Coherency Extension (ACE).

- Use Distributed RAM for Tags: Uses the instruction cache tags to hold the address and a valid bit for each cache line. When enabled, the instruction cache tags are stored in Distributed RAM instead of block RAM. This saves block RAM, and can increase the maximum frequency.
- **Data Width**: Specifies the instruction cache bus width when using AXI Interconnect. The width can be set to:
- **32-bit**: Bursts are used to transfer cache lines for 32-bit words depending on the cache line length,
- **Full Cache line**: A single transfer is performed for each cache line, with data width 128, 256, or 512 bits depending on cache line length
- **512-bit**: Performs a single transfer, but uses only 128 or 256 bits, with 4 or 8 word cache line lengths.

The two wide settings require that the cache size is at least 8 KB, 16KB, or 32KB depending upon cache line length. To reduce the AXI interconnect size, this setting must match the interconnect data width. In most cases, you can obtain the best performance with the wide settings.

This setting is not available with area optimization, AXI Coherency Extension (ACE), or when you enable fault tolerance.

• **Number of Streams**: Specifies the number of stream buffers used by the instruction cache. A stream buffer is used to speculatively pre-fetch instructions, before the processor requests them. This often improves performance, because the processor spends less time waiting for instruction to be fetched from memory.

To be able to use instruction cache streams, do not enable area optimization or AXI Coherency Extension (ACE).



• **Number of Victims**: Specifies the number of instruction cache victims to save. A victim is a cache line that is evicted from the cache. If no victims are saved, all evicted lines must be read from memory again, when they are needed. By saving the most recent lines, they can be fetched much faster, thus improving performance.

 \bigcirc

RECOMMENDED: It is possible to save 2, 4, or 8 cache lines. The more cache lines that are saved, the better performance becomes. The recommended value is 8 lines.

Note: To be able to use instruction cache victims, do not enable area optimization or AXI Coherency Extension (ACE).

• Enable Data Cache: Uses this cache only when it is also enabled in software by setting the data cache enable (DCE) bit in the machine status register (MSR).

Data Cache Features:

- Size in Bytes: Specifies the size of the data cache if C_USE_DCACHE is enabled. Not all architectures permit all sizes.
- Line Length: Select between 4, 8, or 16 word cache line length for cache miss-transfers from external memory.
- Base Address: Specifies the base address of the data cache. This parameter is used only if C_USE_DCACHE is enabled.
- **High Address**: Specifies the high address of the data cache. This parameter is used only if **C_USE_DCACHE** is enabled.
- **Enable Writes**: When enabled, one can invalidate data cache lines with the wdc instruction. This parameter is used only if **C_USE_DCACHE** is enabled.
- **Use Cache for All Memory Accesses**: When enabled, uses the dedicated cache interface on MicroBlaze is for all accesses within the cacheable range to external memory, even when the data cache is disabled.

Otherwise, the data cache uses the peripheral AXI for these accesses when the data cache is disabled.

When enabled, an external memory controller must provide only a cache interface MicroBlaze data memory. Enable this parameter when using AXI Coherency Extension (ACE).

- **Use Distributed RAM for Tags**: Uses the data cache tags to hold the address and a valid bit for each cache line. When enabled, the data cache tags are stored in Distributed RAM instead of block RAM. This saves block RAM, and can increase the maximum frequency.
- **Data Width**: Specifies the data cache bus width when using AXI Interconnect. The width can be set to:
 - **32-bit**: Bursts are used to transfer cache lines for 32-bit words depending on the cache line length
 - **Full Cache line**: A single transfer is performed for each cache line, with data width 128, 256, or 512 bits depending on cache line length

Send Feedback



 \bigcirc

- **512-bit**: Performs a single transfer, but uses only 128 or 256 bits, with 4 or 8 word cache line lengths

The two wide settings require that the cache size is at least 8 KB, 16KB, or 32KB depending upon cache line length. To reduce the AXI Interconnect size, this setting must match the interconnect data width. In most cases, you can obtain the best performance with the wide settings.

Note: This setting is not available with area optimization, AXI Coherency Extension (ACE), or when you enable fault tolerance.

• **Number of Streams**: Specifies the number of stream buffers used by the instruction cache. A stream buffer is used to speculatively pre-fetch instructions, before the processor requests them. This often improves performance, because the processor spends less time waiting for instructions to be fetched from memory.

To be able to use instruction cache streams, do not enable area optimization for AXI Coherency Extension (ACE).

• **Enable Write-back Storage Policy**: This parameter enables use of a write-back data storage policy. When this policy is in effect, the data cache only writes data to memory when necessary, which improves performance in most cases. With write-back enabled, data is stored by writing an entire cache line. Using write-back also requires that the cache is flushed by software when appropriate, to ensure that data is available in memory; for example, when using direct memory access (DMA). When not enabled, a write-through policy is used, which always writes data to memory immediately.

TIP: When the MMU is enabled, setting this parameter allows individual selection of storage policy for each TLB entry.

- **Number of Victims**: Specifies the number of data cache victims to save. A victim is a cache line that is evicted from the cache. If no victims are saved, all evicted lines must be read from memory again, when they are needed. By saving the most recent lines, they can be fetched much faster, thus improving performance.
- **RECOMMENDED:** It is possible to save 2, 4, or 8 cache lines. The more cache lines that are saved, the better performance becomes. The recommended value is 8 lines.

Note: To be able to use data cache victims, do not enable area optimization or AXI Coherency Extension (ACE).

MicroBlaze Configuration Wizard: MMU Page

The following figure shows the MMU page of the MicroBlaze Configuration.



Figure 71: MicroBlaze Configuration Wizard MMU Page

мми							
Memory Management VIRTUAL 🗸							
Memory Management Feature							
Data Shadow Translation Look-Aside Buffer Size	4	~					
Instruction Shadow Translation Look-Aside Buffer Size	2	~					
Enable Access to Memory Management Special Registers	FULL	~					
Number of Memory Protection Zones	16	0	[0 - 16]				
Privileged Instructions	FULL PROTECTION	~					

Memory Management

The Memory Management field specifies the implementation of the memory management unit (MMU).

- To disable the MMU, set this parameter to None (0), which is the default.
- To enable only the User Mode and Privileged Mode instructions, set this parameter to USERMODE (1). To enable Memory Protection, set the parameter to PROTECTION (2).
- To enable full MMU functionality, including virtual memory address translation, set this parameter to VIRTUAL (3).

When USERMODE is set, it enables the Privileged Instruction exception. When PROTECTION or VIRTUAL is set, it enables the Privileged Instruction exception and the four MMU exceptions (Data Storage, Instruction Storage, Data TLB Miss, and Instruction TLB Miss).

Memory Management Features

- Data Shadow Translation Look-Aside Buffer Size: Defines the size of the instruction shadow translation look-aside buffer (TLB). This TLB caches data address translation information, to improve performance of the translation. The selection is a trade-off between smaller size and better performance: the default value is 4.
- **Instruction Shadow Translation Look-Aside Buffer Size**: Defines the size of the instruction shadow translation look-aside buffer (TLB). This TLB caches instruction address translation information to improve performance of the translation. The selection is a trade-off between smaller size and better performance: the default value is 2.
- Enable Access to Memory Management Special Registers: Enables access to the memory management special register using the MFS and MTS instructions:
 - Minimal (0) only allows writing TLBLO, TLBHI, and TLBX.
 - Read (1) adds reading to TLBLO, TLBHI, TLBX, PID, and ZPR.
 - Write (2) allows writing all registers, and reading TLBX.



• Full (3) adds reading of TLBLO, TLBHI, TLBX, PID, and ZPR.

In many cases, it is not necessary for the software to have full read access. For example, this is the case for Linux memory management code. It is then safe to set access to **Write**, to save area. When using static memory protection, access can be set to **Minimal**, because the software then has no need to use TLBSX, PID, and ZPR.

- Number of Memory Protection Zones: Specifies the number of memory protection zones to implement. In many cases memory management software does not use all available zones. For example, the Linux memory management code only uses two zones. In this case, it is safe to reduce the number of implemented zones, to save area.
- Privileged Instructions: Specifies which instructions to allow in User Mode.
 - Full Protection (0): Ensures full protection between processes.
 - Allow Stream Instructions (1): Makes it possible to use AXI4-Stream instructions in User Mode.
 - Allow Extended Address Instruction (2): Makes it possible to use extended load/store instructions when available.
 - Allow Both (3): Allows both types of instructions.

CAUTION! It is strongly discouraged to change this setting from Full Protection, unless it is necessary for performance reasons.

MicroBlaze Configuration Wizard: Debug Page

Figure 72: MicroBlaze Configuration Wizard Debug Page

Debug							
MicroBlaze Debug Module Interface BASI	c v						
Hardware Breakpoints							
Number of PC Breakpoints	1	\otimes	[0 - 8]				
Number of Write Address Watchpoints	0	\otimes	[0 - 4]				
Number of Read Address Watchpoints	0	\otimes	[0 - 4]				
Performance Monitoring							
Number of Performance Monitor Even	5		[0 - 48]				
Number of Performance Monitor Latency Counters		1		[0 - 7]			
Performance Monitor Counter Width		32 ~					
Trace & Profiling							
Trace Buffer Size 8kB V							
Profile Buffer Size NONE V							



Debug Options

MicroBlaze Debug Module Interface

- **BASIC**: Enables the MicroBlaze Debug Module (MDM) interface to MicroBlaze processor for debugging. With this option, you can use Xilinx System Debugger (XSDB) to debug the processor over the Joint Test Action Group (JTAG) boundary-scan interface.
- **EXTENDED**: Enables enhanced debug features of MicroBlaze such as Cross-Trigger, Trace, and Profiling.
- **NONE**: Disables this option after you finish debugging to reduce the size of the MicroBlaze processor.

Hardware Breakpoints

IMPORTANT! The following options are only applied if C_DEBUG_ENABLED is on. The MicroBlaze processor takes a noticeable frequency hit as the numbers are increased.

- Number of PC Breakpoints: Specifies the number of program counter (PC) hardware breakpoints Xilinx System Debugger (XSDB) can set.
- Number of Write Address Watchpoints: Specifies the number of write address watchpoints XSDB can set.
- Number of Read Address Watchpoints: Specifies the number of read address watchpoints XSDB can set.

Number of PC BreakpointsNumber of Read Address Watchpoints

RECOMMENDED: It is recommended that these two options be set to 0 if you are not using watchpoints for debugging.

Interface

This option is only available when using Advanced Mode.

- **MicroBlaze Debug Connection**: Select the type of interface for connecting the MicroBlaze Debug Module (MDM).
 - **SERIAL** is the default JTAG interface, which is generally recommended and uses the least amount of resources.
 - **PARALLEL** provides synchronous parallel access to MicroBlaze debug registers, with better performance and timing.
 - **AXI** is a subset of PARALLEL, providing an AXI4-Lite interface that can be connected through AXI register slices or AXI clock converters to further improve timing.



 \bigcirc

Performance Monitoring

With extended debugging, MicroBlaze provides the following performance monitoring counters to count various events and to measure latency during program execution:

- C_DEBUG_EVENT_COUNTERS: Configures the event counters.
- C_DEBUG_LATENCY_COUNTERS: Configures the latency counters.
- C_DEBUG_COUNTER_WIDTH: Sets the counter width to 32, 48, or 64 bits.

With the default configuration, the counter width is set to 32 bits and there are five event counters and one latency counter.

Trace and Profiling

With extended debugging, MicroBlaze provides program trace, storing information in the embedded trace buffer (ETB) to enable program execution tracing. Users can also toggle the **Auto** switch and select the **External Trace** check box, if desired.

Use the parameter C_DEBUG_TRACE_SIZE to configure the size of the embedded trace buffer from 8KB to 128KB, or the external trace buffer from 32B to 8 KB.

RECOMMENDED: It is recommended to always keep the external trace buffer set to 8KB, to avoid buffer overflow.

By setting C_DEBUG_TRACE_SIZE to 0 (None), program trace is disabled.

Extended debugging also provides non-intrusive profiling, storing program execution statistics in a profiling buffer. The buffer is divided into a number of bins, each counting the number of executed instructions or clock cycles within a certain address range.

Use the parameter C_DEBUG_PROFILE_SIZE to configure the size of the profiling buffer from 4K to 128K. By setting the parameter to 0 (None), profiling is disabled.

MicroBlaze Configuration Wizard: Buses Page

Local Memory Bus Interfaces

• Enable Local Memory Bus Instruction Interface: Enables LMB instruction interface. When this instruction is set as shown in Other Interfaces, the Local Memory Bus (LMB) instruction interface is available.

A typical MicroBlaze system uses this interface to provide fast local memory for instructions. Normally, it connects to an LMB bus using an LMB Bus Interface Controller to access a common block RAM.



• Enable Local Memory Bus Data Interface: Enables LMB data interface. When this parameter is set, the local memory bus (LMB) data interface is available. A typical MicroBlaze system uses this interface to provide fast local memory for data and vectors. Normally, it connects to an LMB bus using an LMB Bus Interface Controller to access a common block RAM.

AXI and ACE Interfaces

• Select Bus Interface: When this parameter is set to AXI, then AXI is selected for both peripheral and cache access. When this parameter is set to ACE, then AXI is selected for peripheral access and ACE is selected for cache access, providing cache coherency support.

Note: To be able to use ACE, area optimization, write-back data cache, instruction cache streams, or victims cache data widths other than 32-bit must not be set. You must set **Use Cache for All Memory Accesses** for both caches.

- Enable Peripheral AXI Interface Instruction Interface: When this parameter is set, the peripheral AXI4-Lite instruction interface is available. In many cases, this interface is not needed, in particular if the Instruction Cache is enabled and C_ICACHE_ALWAYS_USED is set.
- Enable Peripheral AXI Data Interface: When this parameter is set, the peripheral AXI data interface is available. This interface usually connects to peripheral I/O using AXI4-Lite, but it can be connected to memory also. If you enable exclusive access, the AXI4 protocol is used.

Stream Interfaces

• Number of Stream Links: Specifies the number of pairs of AXI4-Stream link interfaces. Each pair contains a master and a slave interface. The interface provides a unidirectional, point-to-point communication channel between MicroBlaze and a hardware accelerator or co-processor. This is a low-latency interface, which provides access between the MicroBlaze register file and the FPGA fabric.

Other Interfaces

• Enable Trace Bus Interface: When this parameter is set, the Trace bus interface is available. This interface is useful for debugging, execution statistics and performance analysis. In particular, connecting interface to a ChipScope Logic Analyzer (ILA) allows tracing program execution with clock cycle accuracy.

The MicroBlaze Trace interface can be used to view the processor software execution in simulation and in hardware. It is sufficient to enable the interface without actually connecting it, to get access to the signals in simulation, and to add them to an ILA in hardware.

The waveform can be related to the assembler and source code by looking at the executable object dump. In the Vitis software platform this can be viewed by double-clicking on the generated ELF file. It is also possible to generate an object dump from the ELF file with interspersed source code using the mb-objdump command. The Trace_PC and Trace_Instruction signals correspond to the address and instruction in the object dump. Note that these, and most other signals, are only valid when Trace_Valid_Instr is set.



Memory access addresses are shown using the Trace_Data_Address signal, which is valid when either Trace_Data_Read or Trace_Data_Write is set. Instruction results are written to a MicroBlaze destination register indicated by Trace_Reg_Addr when the Trace_Reg_Write signal is set, with the value shown by the Trace_New_Reg_Value signal.

The Trace_Exception_Kind signal, valid when Trace_Exception_Taken is set, indicates interrupts, breaks and exceptions. This can be useful to find error conditions or interrupt related issues.

For a complete description of all the Trace bus interface signals, see Chapter 3, "Trace Interface Description" in *MicroBlaze Processor Reference Guide* (UG984).

- Lockstep Interface: When you enable lockstep support, two MicroBlaze cores run the same program in lockstep, and you can compare their outputs to detect errors.
 - When set to NONE, no lockstep interfaces are enabled.
 - When set to LOCKSTEP_MASTER, it enables the Lockstep_Master_Out and Lockstep_Out output ports.
 - When set to LOCKSTEP_SLAVE, it does the following:
 - Enables the Lockstep_Slave_In input port and Lockstep_Out output ports.
 - Sets the C_LOCSTEP_SLAVE parameter to 1.

The slave processor is visible as a CPU, and can have private LMB memory.

• LOCKSTEP_HIDDEN_SLAVE behaves the same way as LOCKSTEP_SLAVE, except that the slave processor is not visible as a CPU. This setting is recommended, *except* when using private LMB memory. When this option is enabled, additional options become available under the Local Memory Bus Interfaces and AXI and ACE Interfaces section as shown in Other Interfaces. These options are explained below.



cumentation 📄 IP Location 🛞 Advanced						
Symbol Resources	Component Name microblaze_0					
Frequency Area	General Exception Cache MMU Debug Interrupt & Reset PVR Buses					
Performance	Local Memory Bus Interfaces					
Resource Estimates	Enable Local Memory Bus Instruction Interface Use Nonitor Interface for Local Memory Bus Instruction Interface					
100.0	Z Enable Local Memory Bus Data Interface Use Monitor Interface for Local Memory Bus Data Interface					
90.0						
80.0	AXI and ACE Interfaces					
70.0	Select Bus Interface AXI V					
	Enable Peripheral A0 Instruction Interface Use Monitor Interface for Peripheral A0 Instruction Interface					
E 60.0	Z Enable Peripheral All Data Interface 💿 Use Monitor Interface for Peripheral All Data Interface					
a. 40.0 — — — — —	Use Menitor Interface for Cache A0 Instruction Interface					
30.0	✓ Use Monitor Interface for Cache A0 Data Interface					
20.0						
10.0	Stream Interfaces					
0.0	Number of Stream Links 0					
	Other Interfaces					
and the set	Enable Trace Bus Interface					
esource Usage	Lockstep Interface LOCKSTEP HIDDEN SLAVE V					

Figure 73: MicroBlaze Configuration Wizard Buses Page

- Use Monitor Interface for Local Memory Bus Instruction Interface: Select Monitor Interface for LMB instruction interface. This can be used to simplify connection of LMB for a lockstep slave processor when private LMB memory is not used.
- **Use Monitor Interface for Local Memory Bus Data Interface**: Select Monitor Interface for LMB data interface. This can be used to simplify connection of LMB for a lockstep slave processor when private LMB memory is not used.
- **Use Monitor Interface for Peripheral AXI Instruction Interface**: Select Monitor Interface for AXI peripheral data interface. This can be used to simplify connection of AXI for a lockstep slave processor.
- **Use Monitor Interface for Peripheral AXI Data Interface**: Select Monitor Interface for AXI peripheral data interface. This can be used to simplify connection of AXI for a lockstep slave processor.
- **Use Monitor Interface for Cache AXI Instruction Interface**: Select Monitor Interface for AXI cache instruction interface. This can be used to simplify connection of AXI for a lockstep slave processor.
- Use Monitor Interface for Cache AXI Data Interface: Select Monitor Interface for AXI cache data interface. This can be used to simplify connection of AXI for a lockstep slave processor.

There is also a monitor option for interrupt on the Interrupt & Reset tab:


• Use Monitor Interface for Interrupt: Select Monitor Interface for the interrupt interface. This can be used to simplify connection of interrupt for a lockstep slave processor when a common interrupt source is used.



MicroBlaze Configuration Wizard: Advanced Mode

Accessible through the Advanced button on the Welcome page of the MicroBlaze Configuration wizard, the Advanced mode provides a tabbed interface that lets you interact directly with the various configuration options. The following figure shows the Advance Mode Interrupt and Reset options.

MicroBlaze (11.0)								
Documentation 🕒 IP Location 🖌 Adva	nced							
IP Symbol Resources	Componer	t Name micro	oblaze_0					
Frequency	General	Exception	Cache	MMU	Debug	Interrupt & Reset	PVR	Buses
Performance Resource Estim at	Interrupt	Sense Interrup	t on Edge	vs. Level ((Auto)			
100.0	V	Sense Interrup	t on Rising) vs. Fallin	g Edge (Au	to)		
90.0	TUA	o Use	e Interrupt	NONE	\sim			
80.0	Reset							
70.0 8 60.0 50.0 50.0 50.0	Spec	ify MSR Reset	Value:) EIP	EE 🗌 D	CE CE BIP	🗌 IE	
40.0	Vectors Vector	or Base Addre	ss 0x0000	0000		0		



The tabbed interface of the Advanced mode provides access to each of the pages of the MicroBlaze Configuration wizard as follows:

- MicroBlaze Configuration Wizard: General Page
- MicroBlaze Configuration Wizard: Cache Page
- MicroBlaze Configuration Wizard: MMU Page
- MicroBlaze Configuration Wizard: Debug Page
- MicroBlaze Configuration Wizard: Buses Page

In addition, the **Exception**, **Interrupt & Reset** and **PVR** tabs are only available through the Advanced mode interface.

MicroBlaze Advanced Mode Exception Tab

The following figure shows the MicroBlaze Exception options page.



Figure 75: **Exception Options in the MicroBlaze Configuration Wizard**

Exception	Cache	MMU	Debug	Interrupt & Reset	PVR	Buses
lath Exceptions						
nable Floating	Point Unit	Exception	IS			
nable Integer [Divide Exc	eption				
ptions						
nable Instructio	on-side AX	(I Exceptio	n			
nable Data-sid	e AXI Exce	eption				
Other Exceptions						
Enable Illegal Instruction Exception						
Enable Unaligned Data Exception						
Generate Illegal Instruction Exception for NULL Instruction						
Enable Stream Exception						
Enable stack protection						
	eptions inable Floating inable Integer D ptions inable Instruction inable Data-sid ceptions inable Illegal In inable Unaligne Generate Illegal inable Stream E	eptions inable Floating Point Unit inable Integer Divide Exce ptions inable Instruction-side AX inable Data-side AXI Exce ceptions inable Illegal Instruction I inable Unaligned Data Ex- centrate Illegal Instruction inable Stream Exception	reptions inable Floating Point Unit Exception inable Integer Divide Exception inable Instruction-side AXI Exception inable Data-side AXI Exception inable Illegal Instruction Exception inable Unaligned Data Exception inable Unaligned Data Exception inable Stream Exception	reptions inable Floating Point Unit Exceptions inable Integer Divide Exception ptions inable Instruction-side AXI Exception inable Data-side AXI Exception inable Illegal Instruction Exception inable Unaligned Data Exception Generate Illegal Instruction Exception for NULL inable Stream Exception	A septions inable Floating Point Unit Exceptions inable Integer Divide Exception ptions inable Instruction-side AXI Exception inable Data-side AXI Exception inable Data-side AXI Exception inable Illegal Instruction Exception inable Unaligned Data Exception inable Unaligned Data Exception inable Stream Exception	A septions inable Floating Point Unit Exceptions inable Integer Divide Exception ptions inable Instruction-side AXI Exception inable Data-side AXI Exception inable Data-side AXI Exception inable Illegal Instruction Exception inable Unaligned Data Exception inable Unaligned Data Exception inable Stream Exception

IMPORTANT! You must provide your own exception handler.

Math Exceptions

 \Rightarrow

- Enable Floating Point Unit Exceptions: Enables exceptions generated by the floating point unit (FPU). The FPU throws exceptions for all of the IEEE standard conditions: underflow, overflow, divide-by-zero, and illegal operations. In addition, the MicroBlaze FPU throws a denormalized operand exception.
- Enable Integer Divide Exception: Causes an exception if the divisor (rA) provided to the idiv or idivu instruction is zero, or if an overflow occurs for idiv.

Bus Exceptions

- Enable Instruction-side AXI Exception: Causes an exception if there is an error on the instruction-side AXI bus.
- Enable Data-side AXI Exception: Causes an exception if there is an error on the data-side AXI bus.

Other Exceptions

• Enable Illegal Instruction Exception: Causes an exception if the major opcode is invalid.



- Enable Unaligned Data Exception: When enabled, the tools automatically insert software to handle unaligned accesses.
- Generated Illegal Instruction Exception for NULL Instructions: MicroBlaze compiler does not generate, nor do Vitis libraries use the NULL instruction code (0x0000000). This code can only exist legally if it is hand-assembled. Executing a NULL instruction normally means that the processor has jumped outside the initialized instruction memory.

If C_OPCODE_0x0_ILLEGAL is set, MicroBlaze traps this condition; otherwise, it treats the command as a NOP. This setting is only available if you have enabled Illegal Instruction Exception.

• Enable Stream Exception: Enables stream exception handling for Advanced eXtensible Interface (AXI) read accesses.



IMPORTANT! You must enable additional stream instructions to use stream exception handling.

• Enable Stack Protection: Ensures that memory accesses using the stack pointer (R1) to ensure they are within the limits set by the stack low register (SLR) and stack high register (SHR). If the check fails with exceptions enabled, a stack protection violation exception occurs. The Xilinx System Debugger (XSDB) also reports if the check fails.

MicroBlaze Advanced Mode Interrupt & Reset Tab

MicroBlaze Configuration Wizard: Advanced Mode shows the Interrupt & Reset tab of the MicroBlaze Configuration wizard.

Interrupt

- Sense Interrupt on Edge vs. Level (Auto): Specifies whether the MicroBlaze processor senses interrupts on edge or level.
 - If this parameter is enabled, then MicroBlaze only detects an interrupt on the edge specified by C_EDGE_IS_POSITIVE.
 - ^o If this parameter is disabled, whenever the interrupt is high an interrupt will be triggered.

If an interrupt is generated and handled while the interrupt input remains high, another interrupt will be generated.

- Sense Interrupt on Rising vs. Falling Edge (Auto): Specifies whether the MicroBlaze processor detects interrupts on the rising or falling edges if C_INTERRUPT_IS_EDGE is set to 1.
- Use Interrupt: Specifies whether the MicroBlaze processor interrupt input is enabled. Selecting NORMAL enables interrupts. Selecting FAST also enables low-latency interrupt handling.

Reset

- Specify MSR Reset Value: Specify reset value for select MSR bits.
 - \circ Setting ICE (= 0 x 0 0 2 0) enables instruction cache at reset.



- Setting DCE (= 0×0080) enables data cache at reset.
- Setting EIP (=0x0200) sets exception in progress at reset.
- Setting EE (=0x0100) enables exceptions at reset.
- Setting BIP (=0x0008) sets break in progress at reset.
- Setting IE (= 0×0002) enables interrupts at reset.

TIP: Enabling caches at reset will allow execution to start immediately from external memory and can thus be used to reduce or eliminate the need for LMB memory.

Vectors

 \bigcirc

• Vector Base Address: Change the base address used for MicroBlaze vectors. This affects the vectors for Reset, User Vector, Interrupt, Break, and Hardware Exception. See the *MicroBlaze Processor Reference Guide* (UG984) for more information. Normally the base address is 0×00000000 in Local Memory, but if this address is used for other purposes, this parameter allows the vectors to be moved to another address. The 7 least significant bits (LSBs) in the address must be zero.

MicroBlaze Advanced Mode PVR Tab

The following figure shows the PVR tab of the MicroBlaze Configuration wizard. See the *MicroBlaze Processor Reference Guide* (UG984) for more information on Processor Version Register (PVR).

General Exception Cache MMU Debug I	nterrupt & Reset	PVR Buses
Processor Version Registers		
Specifies Processor Version Register	NONE	~
Specify USER1 Bits in Processor Version Register	0x00	0
Specify USER2 Bits in Processor Version Register	0x0000000	0

Figure 76: MicroBlaze Configuration Wizard PVR Page

Processor Version Registers

- Specifies Processor Version Register: PVR options are, as follows:
 - None (0): The default, disables the PVR.
 - Basic (1): Enables only the first PVR.
 - Full (2): Enables all PVRs.



- Specifies USER1 Bits in Processor Version Register: This parameter specifies the USER1 bits, 24 through 31, in the PVR. This parameter is only used if C_PVR is set to Basic (1) or Full (2).
- Specifies USER2 Bits in Processor Version Register: This parameter specifies the value of the second processor version register (USER2). This parameter is only used if C_PVR is set to Full (2).

Cross-Trigger Feature of MicroBlaze Processors

With basic debugging, cross trigger support is provided by two signals: DBG_STOP and MB_Halted.

- When the DBG_STOP input is set to 1, MicroBlaze halts after a few instructions. XSDB detects that MicroBlaze has halted, and indicates where the halt occurred. The signal can be used to halt MicroBlaze processors at any external event, such as when an Integrated Logic Analyzer (ILA) is triggered.
- The MB_Halted output signal is set to 1 whenever the MicroBlaze processor is halted, such as after a breakpoint or watchpoint is hit, after a stop XSDB command, or when the DBG_STOP input is set.

The output is cleared when MicroBlaze execution is resumed by an XSDB command.

IMPORTANT! The *DBG_STOP* and *MB_Halted* pins are hidden. To see those pins, you must enable the **Enable Discrete Ports** option on the Welcome page of the MicroBlaze Configuration dialog box, as shown in the following figure.

You can use the MB_Halted signal to trigger an Integrated Logic Analyzer (ILA), or halt other MicroBlaze cores in a multiprocessor system by connecting the signal to their DBG_STOP inputs. The following figure shows the discrete port and the Enable Discrete Ports check box.



IP Symbol Resources	Component Name microblaze_0
Image: show disabled poils Im	General Settings Select implementation optimization PERFORMANCE Enable MicroBlaze Debug Module Interface Use Instruction and Data Caches Enable Exceptions Use Memory Management

Figure 77: Enable Discrete Ports Option

With extended debugging, cross trigger support is available in conjunction with the MDM. The MDM provides programmable cross triggering between all connected processors, as well as external trigger inputs and outputs. For details, see the *MicroBlaze Debug Module (MDM) LogiCORE IP Product Guide* (PG115).

To enable extended debug, set the MicroBlaze Debug Module Interface to EXTENDED in the Debug Page of the MicroBlaze Configuration Wizard as shown in the following figure.

MicroBlaze can handle up to eight cross trigger actions. Cross trigger actions are generated by the corresponding MDM cross trigger outputs, connected using the Debug bus, shown in the following figure.

General Exception Cache M	IMU Debug	Interrupt & Reset	PVR Buses	
MicroBlaze Debug Module Interface	EXTENDED	~		
Hardware Breakpoints				
Number of PC Breakpoints	1	(O -	8]	
Number of Write Address Watchp	points 0	🙁 [0 -	4]	
Number of Read Address Watch	points 0	0 -	4]	

Figure 78: Enable EXTENDED Debug for MicroBlaze



You can also set the Extended Debug option when running Block Automation for the MicroBlaze processor, as shown in the following figure.

Run Block Automation		— ×
Automatically make connections in your design its configuration options on the right.	n by checking the boxes of th	ne blocks to connect. Select a block on the left to display 🗼
Q X ↓ ~ ✓ All Automation (1 out of 1 selected) ✓ ♥ microblaze_0	and caches can be cor interconnect, Interrupt (automation generates local memory of selected size, nfigured. MicroBlaze Debug Module, Peripheral AXI Controller, a clock source, Processor System Reset are cted as needed. A preset MicroBlaze configuration can
٢	Preset: Local Memory: Local Memory ECC: Cache Configuration: Debug Module: Peripher <u>a</u> l AXI Port: Interrupt Controller: Clock Connection:	None V 8KB V None V Extended Debug V None Debug Only Debug & UART Extended Debug 00 MHz) V
 ? 		OK Cancel

Figure 79: Extended Debug Option

Next, in the MicroBlaze Debug Module (MDM) configuration dialog box, the Enable Cross Trigger check box is enabled, as highlighted in the following figure.




🔥 Re-customize IP		×
MicroBlaze Debug Module (MDM) (3	.2)	A
Documentation IP Location		
Show disabled ports	Component Name mdm_1	
	Debug	
	Number of MicroBlaze debug ports 1 32	
	Enable Debug Register Access From AXI	
	Enable AXI Memory Access From Debug	
	✓ Enable Cross Trigger	
	UART	
M_AXI + E + TRIG_IN_0 LMB_0 + - M_AXI_ACLK MBDEBUG_0 +	Enable JTAG UART	
 M_AXI_ACLK MBDEBUG_D + M_AXI_ARESETNTRIG_OUT_D + Debug_SYS_Rst - 	External Trace	
	Select External Trace Output Interface NONE ~	
	External Trace Data Width 32 V	
	Advanced	_
	Specifies the JTAG user-defined register used	
	Select BSCAN location INTERNAL ~	
	Number of External Trigger Inputs 1 ~	
	Number of External Trigger Outputs 1 ~	
	OK Can	

Figure 80: Enable Cross Trigger Check Box in MDM

You can also select up to four external trigger inputs and external trigger outputs. When enabled, the block design updates to show the MDM details, as shown in the following figure.

Figure 81: MDM in Block Design After Enabling Cross Trigger



Next, run Connection Automation, shown in the following figure, to connect the cross trigger signals to an ILA.



Figure 82: Connecting the TRIG_IN_0 Interface Pin to an ILA

Designer Assistance available. Run Connection Automation


Leaving the settings of Auto, as shown in the following figure, on both $TRIG_IN_0/TRIG_OUT_0$ in the Run Connection Automation dialog box, instantiates a new ILA and connects the $TRIG_IN_0/TRIG_OUT_0$ signal of the MDM to the corresponding pin of the System ILA.



Aun Connection Automation		X
Automatically make connections in your design display its configuration options on the right.	by checking the boxes of the interfaces to connect. Select an interface on the left to	\mathbf{A}
Q ★ ♦ ✓ ■ All Automation (2 out of 5 selected)	Description	
~ ♀ ♀ clk_wiz_1 ④ CLK_IN1_D > reset	Connect Slave trigger interface /mdm_1/TRIG_IN_0 to Master trigger interface on an ILA block. Options	I
 ✓ ♥ mdm_1 ✓ ● TRIG_IN_0 ✓ ● TRIG_OUT_0 ✓ ● rst_clk_wiz_1_100M ○ ext reset in 	ILA Connection: Auto	
?	OK Can	cel

The following figure show the resulting block design.





Custom Logic

The Vivado IP packager lets you and third party IP developers use the Vivado IDE to prepare an Intellectual Property (IP) design for use in the Vivado IP catalog. The IP user can then instantiate this third party IP into a design in the Vivado Design Suite.



When IP developers use the Vivado[®] Design Suite IP packaging flow, the IP user has a consistent experience whether using Xilinx IP, third-party IP, or customer-developed IP within the Vivado Design Suite.

IP developers can use the IP packager feature to package IP files and associated data into a ZIP file. The IP user receives this generated ZIP file, installs the IP into the Vivado Design Suite IP catalog. The IP user then customizes the IP through parameter selections and generates an instance of the IP. See *Vivado Design Suite User Guide: Creating and Packaging Custom IP* (UG1118) for more information.

 \bigcirc

RECOMMENDED: To verify the proper packaging of the IP before handing it off to the IP user, Xilinx recommends that the IP developer run each IP module completely through the IP user flow to verify that the IP is ready for use.

Embedded IP Catalog

The Vivado IDE IP catalog is a unified repository that lets you search, review detailed information, and view associated documentation for the IP. After you add the third-party or customer IP to the Vivado Design Suite IP catalog, you can access the IP through the Vivado Design Suite flows. The following figure shows a portion of the Vivado IDE IP catalog.

Search:	Q,
👎 1G/2.	5G Ethernet PCS/PMA or SGMII
👎 2D G	raphics Accelerator Bit Block Transfer
👎 3GPF	PLTE Channel Estimator
👎 3GPF	PLTE MIMO Decoder
👎 3GPF	PLTE MIMO Encoder
👎 3GPF	PLTE Turbo Encoder
👎 3GPF	Mixed Mode Turbo Decoder
👎 3GPF	P Turbo Encoder
🛡 7 Ser	ies Integrated Block for PCI Express
₽ 10G/2	25G Ethernet Subsystem
👎 10G E	Ethernet MAC
👎 10G 🛛	Ethernet PCS/PMA (10GBASE-R/KR)
👎 10G E	Ethernet Subsystem
₽ 40G/5	50G Ethernet Subsystem
👎 Accur	nulator
👎 Adde	r/Subtracter
	select. ESC to cancel. Ctrl+Q for IP details
LINIERIU	serect, 200 to carreet, other of the details

Figure 85: **IP Catalog**



Completing Connections

After you have configured the MicroBlaze processor, you can start to instantiate other IP that constitutes your design.

In the IP integrator canvas, right-click and select **Add IP**. You can use two built-in features of the IP integrator to complete the rest of the IP subsystem design: the Block Automation and Connection Automation features assist you with putting together a basic microprocessor system in the IP integrator tool and/or connecting ports to external I/O ports.

Block Automation

The Block Automation feature is available when you instantiate a microprocessor in the block design of the IP integrator tool.

Note: The block design must specify a part or board that uses a specific processor to make that processor accessible through the IP catalog.

1. Click **Run Block Automation** to get assistance with putting together a simple MicroBlaze System.

Diagram	× Address Editor ×	
⊕, ⊝,	$ X \otimes $	
* Designer Assistance available. Run Block Automation		

The Run Block Automation dialog box lets you provide input about basic features that the microprocessor system requires. The following figure shows the Block Automation dialog box.




* *	Description	
 ✓ All Automation (2 out of 1 selected) ✓ ♥ microblaze_0 	can be configured. Micr Controller, a clock sour	automation generates local memory of selected size, and caches oBlaze Debug Module, Peripheral AXI interconnect, Interrupt ice, Processor System Reset are also added and connected as Blaze configuration can also be selected.
	<u>P</u> reset:	None ~
	Local Memory:	8KB ~
	Local Memory ECC:	None 🗸
	Cache Configuration:	None 🗸
	Debug Module:	Debug Only 🗸
	Peripheral AXI Port:	Enabled ~
	Interrupt Controller:	
	Clock Connection:	New Clocking Wizard (100 MHz)

The MicroBlaze Preset option provides a convenient way of configuring the processor settings according to the particular use case: microcontroller, real-time, or application. If necessary, further configuration can be done in the MicroBlaze Configuration wizard.

2. Select the required options and click **OK**.

The Run Block Automation creates the following MicroBlaze system.





Using Connection Automation

When the IP integrator tool determines that a potential connection exists among the instantiated IP in the canvas, it opens the Connection Automation feature.

In the following figure, two IP, the GPIO and the UARTLite, are instantiated along with the MicroBlaze processor subsystem.




Figure 86: Using Connection Automation Feature of IP Integrator

When you click the **Run Connection Automation** link, the following dialog box, shown in the following figure, opens.





A Run Connection Automation		×
Automatically make connections in your design display its configuration options on the right.	by checking the boxes of the interfaces to connect. Select an interface on the left to	4
Q ↓ ¥ ↓ \$ ✓ All Automation (7 out of 7 selected) ✓ ♣ axi_gpio_0 ✓ ⊕ GPIO ✓ ⊕ S_AXI ✓ ⊕ S_AXI ✓ ⊕ UART ✓ ⊕ UART ✓ ⊕ CLK_IN1_D ✓ ≫ reset ✓ ♥ rst_clk_wiz_1_100M ✓ ≫ ext_reset_in	Select an interface pin on the left panel to view its options	
?	ОК Саг	ncel


The IP integrator determines that there is a potential connection for the following objects:

- The Proc Sys Rst IP <code>ext_reset_in</code> pin must connect to a reset source, which can be either an internal reset source or an external input port.
- The Clocking Wizard CLK_IN_1_D pin must connect to either an internal clock source or an external input port.
- The AXI GPIO s_{axi} interface must connect to a master AXI interface.
- The AXI GPIO core gpio interface must connect to external I/Os.
- The Uartlite IP s_axi interface must connect to a master AXI interface.
- The Uartlite IP uart interface must connect to external I/Os.

When you run connection automation on each of those available options, the block design looks as shown in the following figure.



Figure 88: Running Connection Automation for a Sample MicroBlaze Design



Completing the Design

See the following sections in Chapter 1: Introduction for common considerations in an embedded design:

- Platform Board Flow in IP Integrator
- Making Manual Connections in a Design
- Manually Creating and Connecting to I/O Ports
- Memory-Mapping in the Address Editor
- Running Design Rule Checks
- Integrating a Block Design in the Top-Level Design

MicroBlaze Processor Constraints

The IP integrator generates constraints for IP generated within the tool during output products generation; however, you must generate constraints for any custom IP or higher-level code.

A constraint set is a set of XDC files that contain design constraints, which you can apply to your design. There are two types of design constraints:

- Physical constraints define pin placement, and absolute, or relative placement of cells such as: BRAMs, LUTs, Flip-Flops, and device configuration settings.
- Timing constraints, written in industry standard SDC, define the frequency requirements for the design. Without timing constraints, the Vivado Design Suite optimizes the design solely for wire length and routing congestion.



Note: Without timing constraints, Vivado implementation makes no effort to assess or improve the performance of the design.

IMPORTANT! The Vivado Design Suite does not support UCF format. For information on migrating UCF constraints to XDC commands see the ISE to Vivado Design Suite Migration Guide (UG911) for more information.

The options on how to use constraint sets, are, as follows:

- Multiple constraints files within a constraint set.
- Constraint sets with separate physical and timing constraint files.
- A master constraints file, and direct design changes to a new constraints file.
- Multiple constraint sets for a project, and make different constraint sets active for different implementation runs to test different approaches.
- Separate constraint sets for synthesis and for implementation.
- Different constraint files to apply during synthesis, simulation, and implementation to help meet your design objectives.

Separating constraints by function into different constraint files can make your overall constraint strategy more clear, and facilitate being able to target timing and implementation changes.

Organizing design constraints into multiple constraint sets can help you do the following:

- Target different Xilinx FPGAs for the same project. Different physical and timing constraints could be necessary for different target parts.
- Perform "what-if" design exploration. Using constraint sets to explore different scenarios for floorplanning and over-constraining the design.
- Manage constraint changes. Override master constraints with local changes in a separate constraint file.
- 0

TIP: A good way to validate the timing constraints is to run the *report_timing_summary* command on the synthesized design. Problematic constraints must be addressed before implementation.

For more information on defining and working with constraints that affect placement and routing, see the Vivado Design Suite User Guide: Using Constraints (UG903).

Taking the Design through Synthesis, Implementation, and Bitstream Generation

After you complete the design and constrain it appropriately, you can run synthesis and implementation, and then you can generate a bitstream.

[☆]



 \bigcirc

Exporting Hardware to the Vitis Integrated Design Environment

See Using the Vitis software platform for more information. In general, after you generate the bitstream for your design, you are ready to export your hardware definition to the Vitis software platform.

This action exports the necessary files needed for the Vitis software platform to understand the IP used in the design and also the memory mapping from the perspective of the processor. After a bitstream is generated and the design is exported, you can then download the device and run the software on the processor.

TIP: If you want to start software development before a bitstream is created, you can export the hardware definition after generating the design.

1. Select File → Export → Export Hardware.

This launches the Export Hardware dialog box, where you can choose the available export options, as shown in the following figure.

À Export Hard	×			
Export hardware platform for software development tools.				
✓ Include	✓ Include bitstream			
<u>X</u> SA file nan	\otimes			
Export to:	C:/Temp/project_5	⊗ …		
?	ОК	Cancel		

2. After the hardware is exported, select **Tools** → **Launch Vitis** to launch the Vitis software platform.

After you export the hardware definition and launch the Vitis software platform, you can start writing your software application. You can also perform debugging .

Alternatively, you can import the software ELF file back into a Vivado IDE project, and integrate that file with an FPGA bitstream for further download and testing.



Multiple MicroBlaze Processor Designs

Multiple MicroBlaze processors can be included in a block design. The configurations of these multiple MicroBlaze designs may vary based on design needs. A simple dual MicroBlaze design is discussed in the following sections.

Instantiate MicroBlaze IP Cores

Create a block design and instantiate two instances of MicroBlaze IP as shown. Note that the Run Block Automation link becomes active in the banner.

Diagram × Address Editor × ?	
$\textcircled{\begin{tabular}{c c c c c } \hline \begin{tabular}{c c c c c } \hline \begin{tabular}{c c c c c } \hline \begin{tabular}{c c } \hline \begin{tabular}{c c } \hline \begin{tabular}{c c c } $	۰
★ Designer Assistance available. <u>Run Block Automation</u>	
microblaze_1	
H INTERRUPT + DEBUG Cik Reset MicroBlaze	
microblaze 0	
+ INTERRUPT + DEBUG Cik MicroBlaze DLMB + Reset	

Figure 89: Multiple MicroBlaze Instances in a Block Design

Click the **Run Block Automation** link to run block automation on both the MicroBlaze instances. Again, the options here varies on the design requirements.

For example:

- Both the MicroBlaze processors might run from a single system clock or they could be totally independent.
- They could share the Clocking Wizard IP or they could have independent Clocking Wizard IP.

This topology shows two independent Clocking Wizard IP for each MicroBlaze processor as in the following figure.



Figure 90: Block Automation Dialog Box for Dual MicroBlaze Design

A Run Block Automation		>
Automatically make connections in your design by configuration options on the right.	checking the boxes of the blo	cks to connect. Select a block on the left to display its
Q ₹ \$	Description	
 All Automation (2 out of 2 selected) 	can be configured. Micr Controller, a clock sour	automation generates local memory of selected size, and caches oBlaze Debug Module, Peripheral AXI interconnect, Interrupt ce, Processor System Reset are also added and connected as Blaze configuration can also be selected.
	Preset	None V
	Local Memory:	64КВ 🗸
	Local Memory ECC:	None V
	Cache Configuration:	None ~
	Debug Module:	Debug Only 🗸
	Peripheral AXI Port:	Enabled V
	Interrupt Controller:	
	Clock Connection:	New Clocking Wizard (100 MHz) 🗸 🗸
(?)		OK Cancel

The block design looks as shown in the following figure:




Figure 91: Block Design After Running Block Automation

Note: Both the MicroBlaze processors share the same MicroBlaze Debug Module that is automatically configured to support two debug interfaces.

At this point you can add peripherals to your design as needed. In this case, two instances of Uartlite, one GPIO and a AXI BRAM Controller were added.

- The Uartlite IP is connected to each of the MicroBlaze processor instances.
- The GPIO is connected to one instance of the MicroBlaze IP.
- Finally, the AXI BRAM Controller controlling the Block Memory Generator is shared by both MicroBlaze processors.
- The input clock to one of the Clocking Wizard IP is the on-board System Differential Clock while the other Clocking Wizard is tied to the on-board PCIe Clock.

Run Connection Automation

Note: The Run Connection Automation link is active at the top of the block design banner. Click **Run Connection Automation**. Check the **All Automation** check-box (15 out of 15 selected), as shown in the following figure.



Figure 92: Connection Automation Dialog Box

natically make connections in your design by checking the uration options on the right.	boxes of the interfaces to connect. Select an interface on the left to display its
X ♦ All Automation (15 out of 15 selected) ✓ ♣ axi_bram_ctrl_0 ✓ ⊕ BRAM_PORTA ✓ ⊕ BRAM_PORTB ✓ ⊕ S_AXI ✓ ⊕ UART ✓ ⊕ CLK_IN1_D ✓ ⊕ CLK_IN1_D ✓ ⊕ reset ✓ ♥ microblaze_1_clk_wiz_1 ✓ ♥ reset ✓ ♥ reset ✓ ♥ reset ✓ ♥ reset ✓ ♥ reset_in ✓ ♥ reset_in	Select an interface pin on the left panel to view its options

Make the selections listed in the following table for each automation.

Connection	More Information	Setting
axi_bram_ctrl_0 BRAM_PORTA	The only option for this automation is to instantiate a new Block Memory Generator as shown under options.	Leave the Blk_Mme_Gen to its default option of Auto.
axi_bram_ctrl_0	The Run Connection Automation dialog box gives you two choices:	Leave the Blk_Mem_Gen option to its default value of Auto.
BRAM_PORTB	Instantiate a new BMG and connect the PORTB of the AXI BRAM Controller to the BMG IP.	
	Use the previously instantiated BMG core and automatically configure it to be a true dual-ported memory and connected to PORTB of the AXI BRAM Controller.	
axi_bram_ctrl_0	The Master Field can be set to either /	Leave it to the default value of /
• S_AXI	<pre>microblaze_0 or /microblaze_1.</pre>	microblaze_0.



Table 2: Connection Automation Options (cont'd)

Connection	More Information	Setting			
axi_gpio_0 • GPIO	The GPIO interface can be tied to several on-board interfaces.	Set the Selected Board Part Interface to led_8bits (LED).			
GPIO					
axi_gpio_0	The Master field is set to its default value of /microblaze_0 (Periph).	Keep the default settings.			
• S_AXI	All other fields is set to its default value of Auto.				
axi_uartlite_0	The Master field is set to its default value of /microblaze_0 (Periph).	Keep the default settings.			
• S_AXI	All other fields is set to its default value of Auto.				
axi_uartlite_0	Set the Select Board Part Interface to the rs232_uart interface present on-board	Keep the default setting of rs232_uart (UART).			
• UART	or tie it to a custom interface.	(OARI).			
axi_uartlite_1	The Master field is set to its default value of /microblaze_1 (Periph).	Keep the default settings.			
• S_AXI	All other fields is set to its default value of Auto.				
axi_uartlite_0	The Select Board Part Interface can be set to the rs232_uart interface present on-	Because you already used the rs232_uart (UART) interface on the board to connect to			
• UART	board or can be tied to a custom interface.	the /uartlite_0 instance, set the Select Board Part Interface option to Custom.			
clk_wiz_1	The input clock source of the Clocking Wizard can be tied to the several on-	Leave the Select Board Part Interface field to sys_diff_clock (System differential clock).			
CLK_IN1_D	board clock sources or it can be tied to a Custom input clock.				
clk_wiz_1	The reset pin of the Clocking Wizard can be tied to either the on-board reset	Leave the Select Board Part Interface to its default value of reset (FPGA Reset).			
• reset	source or to a custom input pin.				
microblaze_1_clk_wiz_1	The input clock source of the Clocking Wizard can be tied to the several on-	Leave the Select Board Part Interface field to New External Port (100 MHz).			
CLK_IN1_D	board clock sources or it can be tied to a Custom input clock.				
microblaze_1_clk_wiz_1	The reset pin of the Clocking Wizard can be tied to either the on-board reset	Leave the Select Board Part Interface to its default value of reset (FPGA Reset).			
• reset	source or to a custom input pin.				
rst_clk_wiz_1_100M	The reset pin of the Processor System Reset IP can be tied to either the on-	Leave the Select Board Part Interface to its default value of reset (FPGA Reset).			
• ext_reset_in	board reset source or to a custom input pin.				
rst_microblaze_1_clk_wiz_1_100M	The reset pin of the Processor System Reset IP can be tied to either the on-	Leave the Select Board Part Interface to its default value of reset (FPGA Reset).			
• ext_reset_in	board reset source or to a custom input pin.				

Send Feedback



After running connection automation, one instance of the Microblaze (microblaze_0) is connected to three slaves AXI block RAM Controller (axi_bram_ctrl_0), AXI Uartlite (axi_uartlite_0) and AXI GPIO (axi_gpio_0). The other instance of MicroBlaze (microblaze_1) is connected to the AXI Uartlite (axi_uartlite_1).

Re-Customizing AXI Interconnects

If you want the microblaze_1 instance of MicroBlaze to access the AXI BRAM Controller (axi_bram_ctrl_0), then the two interconnects instances must be reconfigured.

1. Double-click the AXI Interconnect (microblaze_1_axi_periph).

The Re-customize IP dialog box opens.


2. From the drop-down menu, set the **Number of Master Interfaces** field to **2**, as shown in the following figure.

A Re-customize IP	<
AXI Interconnect (2.1)	
O Documentation 📄 IP Location	
Component Name microblaze_1_axi_periph	
Top Level Settings Slave Interfaces Master Interfaces	
Number of Slave Interfaces 1 ~	
Number of Master Interfaces 2	
Interconnect Optimization Strategy Custom ~	
AXI Interconnect includes IP Integrator automatic converter insertion and configuration. When the endpoint IPs attached to the interfaces of the AXI Interconnect differ in width, clock or protocol, a converter IP will automatically be added inside the interconnect. If a converter IP is inserted, IP integrator's parameter propagation automatically configures the converter to match the design. To see which conversion IPs have been inserted, use the IP integrator 'expand hierarchy' buttons to explore inside the AXI Interconnect hierarhcy. NOTE:Addressing information for AXI Interconnect is specified in the IP Integrator address editor. Enable Advanced Configuration Options	
OK Cancel	

Similarly, re-customize the microblaze_axi_periph instance such that the Number of Slave Interfaces field is set to 2.

- 3. After that, you can connect the Master Interface MO1_AXI of microblaze_1_axi_periph to the SO1_AXI slave interface of microblaze_0_axi_periph.
- 4. Connect the clocks and resets accordingly as well, as shown in the following figure.





By doing this, you made the microblaze_1 access all the slaves accessible by microblaze_0. This is an optional decision.

Mapping and Excluding Unwanted Slaves

If you want to access the AXI BRAM Controller from microblaze_1, you can exclude the other slaves from the microblaze_1 memory space. This can be done in the address editor. As can be seen in the following figure, the microblaze_1 memory space has three unmapped slaves.

Diagram × Address Editor ×						? 🗆 🖸
Q 🛬 🗢 📾						•
Cellaxi_uarune_v	Slave Interface	Base Name	Offset Address	Range	High Address	
🚥 axi_bram_ctrl_0	S_AXI	Mem0	0xC000_0000	8K	• 0xC000_1FFF	
 Instruction (32 address bits : 4G) 						
microblaze_0_local_memory/ilmb_bram_if_cntlr	SLMB	Mem	0x0000_0000	64K	<pre>v 0x0000_FFFF</pre>	
✓ ₱ microblaze_1						
 Data (32 address bits : 4G) 						
microblaze_1_local_memory/dlmb_bram_if_cntlr	SLMB	Mem	0x0000_0000	32K	• 0x0000_7FFF	
🚥 axi_uartlite_1	S_AXI	Reg	0x4060_0000	64K	• 0x4060_FFFF	
 Unmapped Slaves (3) 						
🚥 axi_gpio_0	S_AXI	Reg				
🚥 axi_uartlite_0	S_AXI	Reg				
🚥 axi_bram_ctrl_0	S_AXI	Mem0				
 Instruction (32 address bits : 4G) 						-
🚥 microblaze_1_local_memory/ilmb_bram_if_cntlr	SLMB	Mem	0x0000_0000	32K	▼ 0x0000_7FFF	

Figure 93: microblaze_1 Memory Map

1. First, assign addresses to all the unmapped slaves by selecting them, right-clicking, and selecting **Assign Address** from the context menu.



S_AXI	Reg	
Assig Address		
Properties		Ctrl+E
Unmap Segment		
		(
	Assig Address Properties Unmap Segment	Assig Address Properties Unmap Segment

2. Next, "exclude" the unwanted slaves from the memory map of microblaze_1 by selecting them in the address editor, right-clicking, and selecting **Exclude Segment**, as shown in the following figure.

Diagram × Address Editor ×								? 🗆 🖸
Q 素 ♦ 📾								•
Cellaxi_gpio_o		Slave Interface	Base Name	Offset Address	Range	Ţ	High Address	
axi_uartlite_0		S_AXI	Reg	0x4060_0000	64K		0x4060_FFFF	
🚥 axi_bram_ctrl_0		S_AXI	Mem0	0xC000_0000	8K	*	0xC000_1FFF	
➤ Instruction (32 address bits : 4G)								
🚥 microblaze_0_local_memory/	ilmb_bram_if_cntlr	SLMB	Mem	0x0000_0000	64K	*	0x0000_FFFF	
% Provide the second secon								
 Data (32 address bits : 4G) 								
microblaze_1_local_memory/	dlmb_bram_if_cntlr	SLMB	Mem	0x0000_0000	32K	٣	0x0000_7FFF	
🚥 axi_uartlite_1		S_AXI	Reg	0x4060_0000	64K	•	0x4060_FFFF	
🚥 axi_bram_ctrl_0		S_AXI	Mem0	0xC000_0000	8K	•	0xC000_1FFF	
🚥 axi_gpio_0		S_AXI	Reg	0x4000_0000	64K	Ŧ	0x4000_FFFF	
🚥 axi_uartlite_0		e AVI	Pag	0x4060_0000	64K	*	0x4060_FFFF	
 Instruction (32 address bits : 	Address Segmer	nt Properties	Ctrl+E					
🚥 microblaze_1_local_mem	Unmap Segmen	t		0x0000_0000	32K	•	0x0000_7FFF	
	Exclude Segmen	t N						

The address editor now looks as follows.

Diagram × Address Editor ×						? 🗆 🖒
Q ★ ♦ 111						•
Cell 🚥 axi uartlite 0	Slave Interface S_AXI	Base Name Reg	Offset Address 0x4060 0000	Range 64K T	High Address 0x4060 FFFF	
🚥 axi_bram_ctrl_0	S_AXI	Mem0	0xC000_0000	8K •	0xC000_1FFF	
 Instruction (32 address bits : 4G) 						
microblaze_0_local_memory/ilmb_bram_if_cntlr	SLMB	Mem	0x0000_0000	64K 🔻	0x0000_FFFF	
wicroblaze_1						
➤ III Data (32 address bits : 4G)						
microblaze_1_local_memory/dlmb_bram_if_cntlr	SLMB	Mem	0x0000_0000	32K 💌	0x0000_7FFF	
🚥 axi_uartlite_1	S_AXI	Reg	0x4060_0000	64K 🔹	0x4060_FFFF	
🚥 axi_bram_ctrl_0	S_AXI	Mem0	0xC000_0000	8K •	0xC000_1FFF	
 Excluded Address Segments (2) 						
🚥 axi_gpio_0	S_AXI	Reg	0x4000_0000	64K	0x4000_FFFF	
🚥 axi_uartlite_0	S_AXI	Reg	0x4060_0000	64K	0x4060_FFFF	
 Instruction (32 address bits : 4G) 						
🚥 microblaze_1_local_memory/ilmb_bram_if_cntlr	SLMB	Mem	0x0000_0000	32K 🔹	0x0000_7FFF	~

After you complete the design in this way, the rest of the design flow is the same as any other Block design flow.



Chapter 5

Designing with the Memory IP Core

The Xilinx[®] memory IP is a combined pre-engineered controller and physical layer (PHY) for interfacing UltraScale architecture and 7 series FPGA user designs with AMBA[®] advanced extensible interface (AXI4) slave interfaces to DDR2, DDR3, or DDR4 SDRAM, QDRII+ SRAM, or RLDRAM 3 devices.

For more information, see the following:

- UltraScale Architecture-Based FPGAs Memory IP LogiCORE IP Product Guide (PG150)
- Zynq-7000 SoC and 7 series Devices Memory Interface Solutions (UG586)

This chapter provides information about using, customizing, and simulating a LogiCORE IP DDR4, DDR3, or DDR2 SDRAM memory interface core in the Vivado IP integrator tool. This chapter describes the core architecture and provides details on customizing and interfacing to the core.

TIP: Although the information in this chapter is tailored for the KC705, Kintex[®]-7 board, the differences for UltraScale devices, and the KCU105 board, are highlighted throughout this text. These guidelines can also be applied to Xilinx devices on custom boards.

Adding the Memory IP

 \bigcirc

To add the Memory IP core to a block design, right-click in the IP integrator design canvas and select **Add IP**. A searchable IP catalog opens. When you type the first few letters of an IP name, in this case Memory IP, only the IP cores matching the name are listed.

Alternatively, you can click the $\operatorname{\mathsf{Add}}\operatorname{\mathsf{IP}}$ button on the toolbar at the top of the canvas \square

Double-click to select the Memory Interface Generator IP and add it to your block design.




Search:	Q- MIG	(3 matches)		IP Details ×
🕈 DDR	3 SDRAM (MIG)		Name:	nterface Generator (MIG 7 Series)
	4 SDRAM (MIG)		Version:	4.0 (Rev. 3)
👎 Mem	ory Interface Generator (N	IIG 7 Series)	Interfaces:	AXI4
			Description:	This Memory Interface Generator is a simple menu driven tool to generate advanced memory interfaces. This tool generates HDL and pin placement constraints that will help you design your application. Kintex-7 supports DDR3 SDRAM, DDR2 SDRAM, LPDDR2 SDRAM, QDR II+ SRAM, RLDRAMII and RLDRAMIII. Virtex-7 supports DDR3 SDRAM, DDR2 SDRAM, LPDDR2 SDRAM, QDR II+ SRAM, RLDRAMII and RLDRAMIII. Artix-7 supports DDR3 SDRAM, DDR2 SDRAM and LPDDR2 SDRAM. Zyng supports DDR3 SDRAM, DDR2 SDRAM and LPDDR2 SDRAM.
			Status:	Production
			License:	Included
			Change Log:	View Change Log
			Vendor:	Xilinx, Inc.
			VLNV:	xilinx.com:ip:mig_7series:4.0
ENTER to	select, ESC to cancel, C	trl+Q for IP details	Repository:	C:/Xilinx/Vivado/2017.1/data/ip

Figure 94: Add the Memory IP by Searching in the IP Catalog

This places the Memory IP core into the IP integrator block design.

1. To make changes to the Memory IP configuration, right-click the block to open the menu, and click **Customize Block**. You can also double-click the Memory IP block to open the Xilinx Memory Interface Generator dialog box.

The following figure shows both the Memory IP and the 7 series IP core in the upper-left, and the DDR4 Memory IP core for UltraScale devices in the lower-right. The Memory IP that is available in the IP catalog depends on the target part or platform board selected for your project. There are separate IP cores to support DDR3 and DDR4 memory controllers for UltraScale devices.







This example targets the KC705 board for the project. As shown in the following figure, the Board tab of the platform board flow is available to let you select components to interface to your design.

2. From the Board tab, drag and drop the DDR3 SDRAM component into the block design canvas.

Note: In the case of the UltraScale KCU105 board, you can also use the DDR4 SDRAM component.



To connect the memory controller to the memory components on the target platform board, the Vivado[®] IP integrator connects the SYS_CLK and DDR interfaces of the Memory IP to external interface ports, as seen in the following figure.



TIP: You can also begin by simply dragging and dropping the DDR SDRAM component from the Board tab into an empty block design. In this case, the Vivado IP integrator instantiates the Memory IP onto the canvas and connects the SYS_CLK and DDR interfaces of the Memory IP to the components on the platform board.

3. Select the **Run Connection Automation** link at the top of the design canvas, as seen in the following figure. This connects the Memory IP to the system FPGA reset on the platform board.

 \bigcirc



À Run Connection Automation			×
Automatically make connections in your design by configuration options on the right.	checking the boxes of the interfaces to connect. S	elect an interface on the left to display its	4
Q ₹ ≑	Description		
 ✓ All Automation (1 out of 1 selected) ✓ ♥ mig_7series_0 ✓ ⊕ S_AXI 	Connect Slave interface (/mig_7series_0/S_ Options	AXI) to a selected Master address space.	
	Master	/microblaze_0 (Cached) 🗸 🗸	
	Bridge IP	Auto 🗸	
	Clock source for driving Interconnect IP	Auto ~	
	Clock source for Master interface	/clk_wiz_0/clk_out1 (100 MHz) 🛛 🗸	
	Clock source for Slave interface	/mig_7series_0/ui_clk (200 MHz) 🗸 🗸	
(?)		ОК Са	ncel

Note: For the KCU105 board, the Run Connection Automation dialog box includes both the CO_SYS_CLK and the sys_rst interfaces for the Memory IP.

Making Connections with Block Automation

As an alternative to dragging and dropping the DDR SDRAM component from the Board tab, you could use the Block Automation feature of IP integrator to configure the Memory IP and tie its SYS_CLK and DDR3 interfaces to the board interfaces.

1. Because the Memory IP core provides the clocking for the entire KC705 board, you should **Run Block Automation**, shown in the following figure, for the Memory IP core prior to adding a clock controller.



This opens the Run Block Automation dialog box as shown in the following figure.




Run Block Automation		×
Automatically make connections in your design configuration options on the right.	by checking the boxes of the blocks to connect. Select a block on the left to display its	4
Q X ♦ ~ ✓ All Automation (1 out of 1 selected) ✓ ♥ mig_7series_0	Description Connect Board Part Interface to MIG IP. Instance: /mig_7series_0 Options Board_Part_Interface: ddr3_sdram	
•	OK	el

The Run Block Automation dialog box shows the available IP. In this case, the block design only has the Memory IP you previously added.

2. Ensure the Memory IP is selected, and click **OK**.

The SYS_CLK and DDR interfaces of the Memory IP are connected to the DDR memory components on the platform board. The Memory IP core is configured for 400 MHz operation with the correct pins selected to interface to the KC705 board. The following figure shows the Memory IP core after running Block Automation.




Adding a Clocking Wizard

If the design requires clocking in addition to the clock generated by the Memory IP core, you need to add a Clocking wizard IP into the block design.

1. Select the Add IP command, type Clock into the search field, and select the Clocking Wizard IP. The following figure shows a Clock Wizard IP with a Memory IP core within a design.




 \bigcirc




Follow these steps to connect the Clocking Wizard to the Memory IP core:

2. Connect the ui_clk or ui_addn_clk_0 output of the Memory IP, as well as any other clocks generated, to the clk_in1 input of the Clocking wizard, as shown in the following figure.




3. For the UltraScale Memory IP, connect the c0_ddr4_ui_clk pin to the Clocking Wizard, as shown in the following figure.



- 4. Connect the ui_clk_sync_rst pin of the Memory IP core to the reset pin of the Clocking wizard, as shown below.
- 5. For the UltraScale Memory IP, connect the c0_ddr4_ui_clk_sync_rst pin to the Clocking wizard, shown in the following figure.





6. Configure the Clocking wizard to generate any required clocks for the design, by doubleclicking the IP.

Adding an AXI Master

To complete the Memory IP design, an AXI master such as a Zynq processor or a MicroBlaze embedded processor, or an external processor is required. The following procedure lists the steps to instantiate a MicroBlaze processor into the block design.

- 1. Select the Add IP command, type Micro into the search field, and select the MicroBlaze processor to add it to the design.
- 2. Click **Run Block Automation** to construct a basic MicroBlaze system, and configure the settings in the dialog box as follows:
 - Preset: None (or the one that is desired)
 - Local Memory: Select the required amount of local memory from pull-down menu.
 - Local Memory ECC: Turn on ECC if desired.
 - Cache Configuration: Select the required amount of Cache memory.
 - Debug Module: Specify the type of debug module from the pull-down menu.
 - Peripheral AXI Interconnect: This option must be enabled.
 - Interrupt Controller: Optional.
 - **Clock Connection**: Select the clock source from the pull-down menu.


The following figure shows the Run Block Automation page.



À Run Block Automation		×
Automatically make connections in your design its configuration options on the right.	by checking the boxes of the	e blocks to connect. Select a block on the left to display
Q 素 ♦	Description	
 ✓ ✓ All Automation (1 out of 1 selected) ✓ ♥ microblaze_0 	caches can be configu Interrupt Controller, a c	automation generates local memory of selected size, and red. MicroBlaze Debug Module, Peripheral AXI interconnect, lock source, Processor System Reset are also added and A preset MicroBlaze configuration can also be selected.
	Preset	None ~
	Local Memory:	8KB ~
	Local <u>M</u> emory ECC:	None 🗸
	Cache Configuration:	8KB ~
	Debug Module:	Debug O 🗸
	Peripher <u>a</u> l AXI Port:	Enabled V
	Interrupt Controller:	
	Clock Connection:	/clk_wiz_0/clk_out1 (100 M 🗸
(?)		OK Cancel

3. Click OK.

The Run Block Automation adds and connects IP needed to support the MicroBlaze processor into the block design. The block design should look similar to the following figure; however, notice that the Memory IP core is not yet connected to the MicroBlaze processor.



4. At the top of the design canvas, click **Run Connection Automation** to connect the Memory IP core to the MicroBlaze processor. The Run Connection Automation dialog box opens, as shown in the following figure.



Run Connection Automation utomatically make connections in your design b onfiguration options on the right.	y checking the boxes of the interfaces to connect. S	elect an interface on the left to display its	>	
Q ≚ ≑	Description			
✓ ✓ All Automation (1 out of 1 selected) ✓ ✓ ➡ mig_7series_0 ✓ ⊕ S_AXI	Connect Slave interface (/mig_7series_0/S_AXI) to a selected Master address space. Options			
	Master /microblaze_0 (Cached) 🗸			
	Bridge IP	Auto 🗸		
	Clock source for driving Interconnect IP	Auto 🗸		
	Clock source for Master interface	/clk_wiz_0/clk_out1 (100 MHz) 🗸 🗸		
	Clock source for Slave interface	/mig_7series_0/ui_clk (200 MHz) 🗸 🗸		
?		OK Cancel		

5. Select the S_AXI interface of the mig_7series_0.

Note: For the UltraScale Memory IP, select the CO_DDR4_S_AXI interface of the mig_O.

The /microblaze_0 (Cached) option should be selected by default.

- 6. You have a choice to select either the AXI Interconnect or the AXI SmartConnect for the Interconnect IP. For high bandwidth application (such as the Memory IP), the Auto option selects the AXI SmartConnect IP.
- 7. Leave the rest of the options to their default values.
- 8. Click OK.

This instantiates an AXI Interconnect and makes the required connection between the Memory IP core and the MicroBlaze processor, as shown in the following figure.



Diagram	? _ D J X
	۵
* Designer Assistance available. Run Connection Automation	
west	microblaz, 0. local, nemory

From here you can complete any remaining connections to the design, such as connecting to an external reset source, or connecting any interrupt sources through a concat IP to the MicroBlaze processor.

Creating a Memory Map

To generate the address map for this design, click the Address Editor tab above the diagram. The memory map is automatically created as IP, and added to the design. You can set the addresses manually by entering values in the Offset Address and Range columns. See this link in the Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994) for more information. The following figure shows the Address Editor.

rigure s	J. Addit		•		
Address Editor					2 - 0 2 2
Q X 0 III					0
Cell	Slave Interface	Slave Segment	Offset Address	Range	High Address
# microblaze_0					
Data (32 address bits : 4G)					
microblaze_0_local_memory/dlmb_bram_if_cntir	SLMB	Mem	0000_00000	64K ·	0x0000_FFF
···· mig_7series_0	S_AXI	memaddr	0x8000_0000	16 .	0xBTTT_TTT
 Instruction (32 address bits : 4G) 					
microblaze_0_local_memory/ilmb_bram_if_ontir	SLMB	Mem	0x0000_0000	64K *	0x0000_FFF
III min Zantes 0	S AVI	memaride	0x8000 0000	10 .	OWBEFF FFF

Figure 95: Address Editor

)

TIP: The Address Editor tab only appears if the diagram contains an IP block that functions as a bus master, such as the MicroBlaze processor in the following diagram.



Running Design Rule Checks

The Vivado IP integrator runs basic design rule checks in real time as you create the design. However, problems can occur during design creation. For example, the frequency on a clock pin might not be set correctly. To run a comprehensive design check, click the **Validate Design** button



If the design is free of warnings and errors, a successful validation dialog box displays.

Implementing the Design

Now you can implement the design, generate the bitstream, and create the software application in the Vitis[™] software platform.



XILINX.

Reset and Clock Topologies in IP Integrator

To create designs with IP integrator that function correctly on the target hardware, you must understand reset and clocking considerations. This chapter provides information about clock and reset connectivity at the system level. In the Vivado[®] IP integrator, you can use the Xilinx[®] platform board flow, which enables you to configure IP in your design to connect to board components using signal interfaces in an automated manner. You can also make all the connections manually. The examples and overall flow described in this chapter use the platform board flow, but the considerations are valid for all block designs.

For designs using the Memory IP core, the core provides the clock source, and the primary clock from the board oscillator must be connected directly to the Memory IP core. For more information, see Chapter 5: Designing with the Memory IP Core.

The Memory IP core can generate up to five additional clocks (Memory IP core for UltraScale devices can generate only four additional clocks), which you can use for resetting the design as needed. For designs that contain a Memory IP core, ensure that the primary onboard clock is connected to memory controller, and then use the user clock (ui_clock or the $ui_addn_clk_x$) as additional clock sources for the rest of the design.

For IP integrator designs with platform board flow, specific IP (for example, Memory IP and Clocking Wizard) support board-level clock configuration. For the rest of the system, clocking can be derived from the supported IP. Similarly, for driving reset signals, board-level reset configuration is supported by a specific reset IP (for example, proc_sys_reset). You can use other IP that also require external reset but are not currently supported by the platform board flow.

The following sections describe the reset topologies for different types of designs.


MicroBlaze Design without a Memory IP Core

For any design that uses a MicroBlaze processor without a Memory IP core, you can instantiate a Clocking Wizard IP to generate the clocks required. For the platform board flow, you can configure the connection as follows:





1. After instantiating a MicroBlaze processor in the design, click the **Run Block Automation** link. This creates the MicroBlaze subsystem, as shown in the following figure.



2. In the Run Block Automation dialog box, select the **New Clocking Wizard** option to instantiate the Clocking Wizard IP, and click **OK**, as shown in the following figure.

✓ All Automation (1 out of 1 sek ✓ P microblaze_0	size, and caches can b Peripheral AXI intercon Processor System Res	automation generates local memory of selected e configured. MicroBlaze Debug Module, nect, Interrupt Controller, a clock source, et are also added and connected as needed. A iguration can also be selected. 0
	Options	
	Preset:	None 🗸
	Local Memory:	8KB ~
	Local Memory ECC:	None 🗸
	Cache Configuration:	None 🗸
	Debug Module:	Debug Only 🗸
	Peripher <u>a</u> l AXI Port	Enabled 🗸
	Interrupt Controller:	
	Clock Connection:	New Clocking Wizard (100 MHz) V

Running Block Automation also instantiates and connects the Proc Sys Reset IP to the various blocks in the design.


The IP integrator canvas looks like the following figure.



Diagram x Address Editor x	2013
	¢
* Designer Assistance available. Run Connection Automation	
dk_wiz_1 rst_ckk_wiz_1_100M isowest_sync_ck mb_reset isowest_sync_ck mcroonect_arcsetn[0:0] isowest_sync_ck priphera_reset[0:0] isowest_sync_ck priphera_resetn[0:0] isowest_sync_sk prisowest_sync_kk	

3. Click **Run Connection Automation** and select **/clk_wiz_1/CLK_IN1_D** to connect the onboard clock to the input of the Clocking Wizard IP, according to the board definition.

Note: You can customize the Clocking Wizard to generate the various clocks required by the design.



4. In the Run Connection Automation dialog box, select **sys_diff_clock** to select the board interface for the target board, or select **Custom** to tie a different input clock source to the Clocking Wizard IP, then click **OK**.

in Run Connection Automation			×			
Automatically make connections in your design by checking the boxes of the interfaces to connect. Select an interface on the left to display its configuration options on the right.						
Q ★ ♦ ✓ All Automation (3 out of 3 selected) ✓ ♥ clk_wiz_1 Ø ⊕ clk_IN1_D Ø ⇒ reset ✓ ♥ rst_clk_wiz_1_100M Ø ⇒ ext_reset_in	Description Connect Board Part Interface Interface: /clk_wiz_1/CLK_IN Options Select Board Part Interface:		_			
?		OK Can	cel			




5. For the reset pin of the Clocking Wizard, select the dedicated reset interface on the target board or a Custom reset input source.

Run Connection Automation		×
Automatically make connections in your design display its configuration options on the right.	by checking the boxes of the interfaces to conne	ct. Select an interface on the left to
Q ★ ♦ ~ ■ All Automation (1 out of 3 selected) ~ ■ ♥ clk_wiz_1	Description Connect Board Part Interface to IP interface Interface: /clk_wiz_1/reset Options Select Board Part Interface: reset (FPG reset (FPG/ Custom	A Reset) 🗸
(?)		OK Cancel

Note: Steps 4 and 5 above can also be done by dragging and dropping the System Differential Clock under the Clock Sources folder and FPGA Reset from the Reset folder in the Board tab.

6. For the ext_reset_in pin for the Processor System Reset block choose the same reset source as chosen for the Clocking Wizard in the step above or a Custom reset source.

After you make your choice and click **OK**, the IP integrator canvas looks like the following figure.



CAUTION! If the platform board flow is not used, ensure that the "locked" output of the Clocking Wizard is connected to the "dcm_locked" input of Proc_Sys_Reset.



MicroBlaze Design with a Memory IP Core

RECOMMENDED: As mentioned in the introduction, the Memory IP is a clock source, and Xilinx recommends that you connect the on-board clock directly to the Memory IP core.

The Memory IP core provides a user clock (ui_clock) and up to five additional clocks (four in case of UltraScale Memory IP) that can be used in the rest of the design. You can configure the connection, as follows:

1. When using the platform board flow automation in a design that contains the Memory IP, add the Memory IP first (or drag and drop the DDR3 SDRAM/DDR4 SDRAM interface from the Board window which instantiates the Memory IP core and configures it for the board), and then run Block Automation. This connects the on-board clock to the Memory IP core.

You can then customize Memory IP to generate additional clocks, as shown in the following figure.

🏹 Xilinx Memory Interface Generator						- 🗆	\times
	Memory Options for Controller 0 - DDR3	SDRAM					
DESIGN (1)	periods based on the Memory Clock Peri generated design will use the selected Ing	or the PLL input clock (CLKIN). MIG determines th od entered above and the clocking guidelines list ut Clock and Memory Clock Periods to generate eriod is not available, the Memory Clock Period m	ed in the User Guide the required PLL	The	os (200 MHz)	•	
	Select Additional Clocks(if required)						í I
Pin Compatible FPGAs	first clock (Clock 0) has a wider range of	ks to be used in Fabric logic. This will be generate choices. All the values in the additional clocks dro r complete details on clocking of MIG, refer to M	p downs are calcula				
	Clock 0	10000 ps (100.00000 Mhz)	•	0 = 8.000			
Memory Selection	Clock 1	NONE	• [0 = 1			
Controller Options	Clock 2	NONE) = 1			
AXI Parameter 🗸 🗸	Clock 3	NONE) = 1			
Memory Options	Clock 4	NONE	~ [) = 1			
FPGA Options							
Extended FPGA Options	Choose the Memory Options for the men data sheet for more information.	nory device. Memory Option selections are restric	ted to those support	ted by the contro	oller. Consult the mer	mory vendor	
IO Planning Options		ing within a burst. Consult the memory datasheet	for more informatio	on. Burst length 8	Sequential		
Pin Selection	is the only supported value.]		
System Signals Selection	Output Driver Impedance Control Programmable impedance for the output	buffer			RZQ/7	-	
Summary					10.	_	
Simulation Options		w externally to save one pin in the address/comm	and group when thi	is selection is set	Enable	•	
PCB Information	to 'Disable'. Disable is only valid for singl	e rank configurations.			Jendon	_	
Design Notes	to RZQ/6 i(40 ohms) for data rates at 133	(ODT) VQ. DQS/DQS# and DM signals on the component 3 Mbps and above. In 2 slot DIMM configuations be used for the unselected slot during a read. Us	this value will be use	ed for the	t RZQ/6	•	
	Memory Address Mapping Selection						
E XILINX.	User Address						<u>•</u>
User Guide Version Info				< Back	Next>	Cance	el

2. After configuring the MIG to generate additional clocks, click the **Run Connection Automation** link at the top of the banner.




The Run Connection Automation dialog box states that the $ddr3_sdram$ interface is available, as shown in the following figure.


3. Click OK.

A Run Block Automation		×
Automatically make connections in your design configuration options on the right.	by checking the boxes of the blocks to connect. Select a block on the left to display its	4
Q X ♦ ✓ ✓ All Automation (1 out of 1 selected) ✓ ♥ mig_7series_0	Description Connect Board Part Interface to MIG IP. Instance: /mig_7series_0 Options Board_Part_Interface: ddr3_sdram	
0	OK	el

This connects the interface ports to the Memory IP, as shown in the following figure.



4. Add the MicroBlaze processor to the design and run Block Automation, as shown in the following figure.






 \bigcirc

5. In the Clock Connection field of the Run Block Automation dialog box, select the Memory IP ui_clk (/mig_7series_0/ui_clk or mig_7series/u_addn_clk_0) as the clock source for the MicroBlaze processor, as shown in the following figure, and click OK.

TIP: The mig_7series_0/ui_addn_clk_0 is selected by default.

tomatically make connections in your des play its configuration options on the righ		f the blocks to connect. Select a block on the l	eft to
Q ≚ ≑	Description		
✓ ✓ All Automation (2 out of 1 select ✓ ♥ microblaze_0	size, and caches can b AXI interconnect, Interro	automation generates local memory of select e configured. MicroBlaze Debug Module, Perip upt Controller, a clock source, Processor Syste and connected as needed. 0	heral
	Options	/clk_wiz_1/clk_out1 (100 MHz)	^
	Local Memory:	/mig_7series_0/ui_addn_clk_0 (100 MHz)	
	Local Memory ECC:	/mig_7series_0/ui_clk (200 MHz) /ddr3_sdram_ck_n (100 MHz)	
	Cache Configuration:	/ddr3_sdram_ck_p (100 MHz) /pcie_refclk_clk_n (100 MHz)	
	Debug Module:	/pcie_refclk_clk_p (100 MHz)	
	Peripheral AXI Port:	/sys_diff_clock_clk_n (100 MHz)	
	Interrupt Controller:	/sys_diff_clock_clk_p (100 MHz)	
	Clock Connection:	New Clocking Wizard (100 MHz) /mig_7series_0/ui_addn_clk_0 (100 MHz)	~

This creates a MicroBlaze subsystem and connects the $ui_addn_clk_0$ as the input source clock to the subsystem, as shown by the highlighted net in the following figure.




- 6. Make the following additional connections:
 - a. Click Connection Automation and select /mig_7series/S_AXI to connect the Memory IP to MicroBlaze.
 - b. In the Run Connection Automation dialog box select /microblaze_0 (Cached) option for the S_AXI interface.
 - c. Leave all other settings for ${\tt S_AXI}$ to their default value of Auto.



Run Connection Automation Automatically make connections in your design by ch configuration options on the right.	ecking the boxes of the interfaces to connect. Sele	ect an interface on the left to display its
Q X All Automation (3 out of 3 selected) V P mig_7series_0 V M S_AXI	Description Connect Slave interface (/mig_7series_0/S Options	_AXI) to a selected Master address space.
 ✓ ≫ sys_rst ✓ ✓ ♥ rst_mig_7series_0_100M ✓ ≫ ext_reset_in 	Master: Interconnect IP: Crossbar clock source of Interconnect IP: Clock source for Master interface: Clock source for Slave interface:	/microblaze_0 (Cached) Auto Auto Auto Auto Auto Auto
•		OK Cancel

- d. Connect the on-board reset to the sys_rst input of the Memory IP.
- e. Connect the ext_reset_in of the rst_mig_7_series_0_100M Processor System Reset block to reset (FPGA Reset).
- f. Click OK.

The following figure shows the completed connection for MB-Memory IP with Designer Assistance.



Zynq Design without PL Logic

For Zynq designs without programmable logic (PL), all the clocks are contained in the ZYNQ7 Processing System IP. Use the following steps to add a Zynq design without PL.

1. After adding the ZYNQ7 Processing System IP, click **Run Block Automation** and select / **processing_system7_0**, as shown in the following figure.



Diagram × Address Editor × ?	0 6
$\mathbf{G} \mid \mathbf{G} \mid \mathbf{X} \mid \mathbf{\Sigma} \mid \mathbf{G} \mid \mathbf{C} \mid \mathbf{X} \mid \mathbf{G} \mid \mathbf{C} \mid \mathbf{X} \mid \mathbf{G} \mid \mathbf{C} \mid \mathbf{G} \mid $	٥
processing_system7_0	
- M_AXI_GP0_ACLK ZYNQ H FIXED_IO + M_AXI_GP0 + FCLK_CLK0 FCLK_RESET0_N ZYNQ7 Processing System	•
<	$\rightarrow \kappa$

- 2. The Run Block Automation states that the FIXED_IO and the DDR interfaces will be connected to external ports, as shown in the following figure.
- 3. Click OK.

in Run Block Automation		×
Automatically make connections in your design by configuration options on the right.	checking the boxes of the blocks to connect. Select a block on the left to display its	4
Q ₹ € ~ ✓ All Automation (1 out of 1 selected) ✓ ♥ processing_system7_0	Description This option sets the board preset on the Processing System. All current properties will be overwritten by the board preset. This action cannot be undone. Zynq7 block automation applies current board preset and generates external connections for FIXED_IO, Trigger and DDR interfaces. NOTE: Apply Board Preset will discard existing IP configuration - please uncheck this box, if you wish to retain previous configuration. Instance: /processing_system7_0 Options Make Interface External: FIXED_IO, DDR Apply Board Preset: Qross Trigger In: Disable Cross Irigger Out:	
•	ОК Салс	el

- 4. Double-click the ZYNQ7 Processing System to re-customize the IP.
- 5. Set the specific clocks in the Re-Customize IP dialog box Clocking Configuration page, shown below.



Bocamentation 🙀 Tres	ets 📄	IP Location 🍈 Import XPS Settin	ngs			
Page Navigator _	Clock	Configuration				Summary Re
ynq Block Design	Basi	c Clocking Advanced Clocking				
S-PL Configuration	+	Input Frequency (MHz) 33.33333	3 🙁 CPU	J Clock Ratio 6:2:1	~	
Peripheral I/O Pins	Q	Search: Q-				
IIO Configuration	¥	Component	Clock Source	Requested Frequ	Actual Frequency(Range(MHz)
ino comiguration		 Processor/Memory Clocks 				
Clock Configuration	•	CPU	ARM PLL 🗸	666.666666 🛞	666.666687	50.0 : 667.0
DR Configuration	-0	DDR	DDR PLL 🗸	533.333333 🛞	533.333374	200.000000 : 534.000
		 IO Peripheral Clocks 	Γ			
MC Timing Calculation		SMC	IO PLL	100	10.000000	10.000000 : 100.000000
nterrupts		QSPI	IO PLL	200	10.000000	10.000000 : 200.000000
		ENET0	IO PLL	1000 Mbps	10.000000	
		ENET1	IO PLL	1000 Mbps	10.000000	
		SDIO	IO PLL	100	10.000000	10.000000 : 125.000000
		SPI	IO PLL	166.666666	10.000000	0.000000 : 200.000000
		> CAN				
		 PL Fabric Clocks 				
		FCLK_CLK0	IO PLL 🗸 🗸	50 🙁	50.000000	0.100000 : 250.000000
		FCLK_CLK1	IO PLL	50	10.000000	0.100000 : 250.000000
		FCLK_CLK2	IO PLL	50	10.000000	0.100000 : 250.000000
		FCLK_CLK3	IO PLL	50	10.000000	0.100000 : 250.000000
		 System Debug Clocks 				
		TPIU	External	200	200.000000	10.000000 : 300.000000
		 Timers 				
		WDT	CPU_1X	133.333333	111.111115	0.100000 : 200.000000
		> TTC0	_			
		> TTC1				


Zynq-7000 Design with PL Logic

RECOMMENDED: For designs with a Zynq-7000 processor that contain custom logic in the PL fabric (but without Memory IP), source the clocking and reset for the PL portion of the design from the PS. You can use any of the PL Fabric Clocks: FCLK_CLK0, FCLK_CLK1, FCLK_CLK2, and FCLK_CLK3: for the clock source. You can use the associated resets these clocks: FCLK_RESET0_N, FCLK_RESET1_N, FCLK_RESET2_N, and FCLK_RESET3_N: for resetting the PL.

Use the following steps to add a Zynq-7000 processor design with PL.



1. After adding the ZYNQ7 Processing System IP, click **Run Block Automation** and select / **processing_system7_0**.




The Run Block Automation dialog box states that the FIXED_IO and the DDR interfaces will be connected to external ports, as shown in the following figure.

🏊 Run Block Automation		×		
Automatically make connections in your design by configuration options on the right.	checking the boxes of the blocks to connect. Select a block on the left to display its	4		
Q X ♦ ✓ ✓ All Automation (1 out of 1 selected) ✓ ✓ ₱ processing_system7_0	Description This option sets the board preset on the Processing System. All current properties will be overwritten by the board preset. This action cannot be undone. Zynq7 block automation applies current board preset and generates external connections for FIXED_IO, Trigger and DDR interfaces. NOTE: Apply Board Preset will discard existing IP configuration - please uncheck this box, if you wish to retain previous configuration. Instance: /processing_system7_0			
?	Options Make Interface External: FIXED_IO, DDR Apply Board Preset: Oross Trigger In: Disable Cross Irigger Out: Disable	el		

- 2. Click OK.
- 3. Double-click the ZYNQ7 Processing System to re-customize the IP.

The following figure shows the re-customization page.





4. In the Re-customize IP dialog box, click **Clock Configuration** in the Page Navigator and then expand **PL Fabric Clocks**, as shown in the following figure.





ZYNQ7 Processing System (5.5) • Documentation • Presets • IP Location • Import XPS Settings Page Navigator Zynq Block Design Ps-PL Configuration Peripheral I/O Pins MIO Configuration DDR Configuration DDR Configuration SMC Timing Calculator Interrupts MIO Configuration Interrupts DDR Configuration Interrupts PL Fabric Clocks	Re-customize IP										
Page Navigator	ZYNQ7 Processing System (5.5)										
Zyng Block Design Basic Clocking Advanced Clocking PS-PL Configuration Input Frequency (MHz) 33.33333 CPU Clock Ratio 6:2:1 Peripheral I/O Pins Search: Q- Search: Q- MIO Configuration Component Clock Source Requested Frequ Actual Frequency(Range(MHz) Processor/Memory Clocks > Processor/Memory Clocks > > > Clock Configuration PL Fabric Clocks > > > > > SMC Timing Calculation Interrupts FCLK_CLK1 IO PLL \$ \$ \$ > > Interrupts FCLK_CLK2 IO PLL \$ \$ 10.000000 0.100000 : 250.000000 0.100000 : 250.000000 0.100000 : 250.000000 0.100000 : 250.000000 0.100000 : 250.000000 > \$	β Documentation 🔅 Presets 🔚 IP Location 🊳 Import XPS Settings										
PS-PL Configuration Input Frequency (MHz) 33.33333 CPU Clock Ratio 6:2:1 ▼ Peripheral I/O Pins Search: Q- MIO Configuration Component Clock Source Requested Frequ Actual Frequency(Range(MHz) DDR Configuration Processor/Memory Clocks Processor/Memory Clocks > > > MIO Configuration PL Fabric Clocks V V > > > SMC Timing Calculation FCLK_CLK1 IO PLL 50 50.000000 0.100000 : 250.000000 Interrupts FCLK_CLK2 IO PLL 50 10.000000 0.100000 : 250.000000 FCLK_CLK3 IO PLL 50 10.000000 0.100000 : 250.000000 FCLK_CLK3 IO PLL 50 10.000000 0.100000 : 250.000000	Page Navigator Clock Configuration Summary Report										
Peripheral I/O Pins Search: Search: Search: Search: Search: Search: Requested Frequ Actual Frequency(Range(MHz) MIO Configuration > Processor/Memory Clocks > > Processor/Memory Clocks >	Zynq Block Design	2ynq Block Design Basic Clocking Advanced Clocking									
MIO Configuration Clock Source Requested Frequ Actual Frequency(Range(MHz) Clock Configuration Processor/Memory Clocks IO Peripheral Clocks IO Peripheral Clocks PL Fabric Clocks FCLK_CLK0 IO PLL 50 10.00000 0.100000: 250.000000 FCLK_CLK1 IO PLL 50 10.00000 0.100000: 250.000000 FCLK_CLK3 IO PLL Solo 10.00000 0.100000: 250.000000 FCLK_CLK3 IO PLL Solo 10.00000 0.100000: 250.000000 System Debug Clocks System Debug Cl	PS-PL Configuration	+	Input Frequ	ency (MHz) 33.33333	з 🙁 СРІ	J Clock Ratio 6:2:1	~				
Clock Configuration > Processor/Memory Clocks DDR Configuration • PL Fabric Clocks • PL Fabric Clocks • PL Fabric Clocks • PCLK_CLK1 IO PLL 50 50.000000 0.100000 : 250.000000 Interrupts • FCLK_CLK2 IO PLL 50 10.000000 0.100000 : 250.000000 • FCLK_CLK3 IO PLL 50 10.000000 0.100000 : 250.000000 • FCLK_CLK3 IO PLL 50 10.000000 0.100000 : 250.000000 • FCLK_CLK3 IO PLL 50 10.000000 0.100000 : 250.000000	Peripheral I/O Pins	Q	Search:	2-							
Clock Configuration > 10 Peripheral Clocks DDR Configuration PL Fabric Clocks PL Fabric Clocks PL FCLK_CLK0 IO PLL 50.00000 0.100000: 250.000000 0.100000: 250.000000 PCLK_CLK2 IO PLL 50 10.000000 0.100000: 250.000000 PCLK_CLK2 IO PLL 50 10.000000 0.100000: 250.000000 PCLK_CLK2 IO PLL 50 10.000000 0.100000: 250.000000 PCLK_CLK3 IO PLL 50 10.000000 0.100000: 250.000000 PCLK_CLK3 IO PLL 50 10.000000 0.100000: 250.000000	MIO Configuration	¥	-		Clock Source	Requested Frequ	Actual Frequency(Range(MHz)			
SMC Timing Calculation Image: Color Co		II — .	> IO Perip	heral Clocks							
Interrupts FCLK_CLK2 IO PLL 50 10.00000 0.100000 : 250.000000 Interrupts FCLK_CLK2 IO PLL 50 10.00000 0.100000 : 250.000000 FCLK_CLK3 IO PLL 50 10.00000 0.100000 : 250.000000 System Debug Clocks System Debug Clocks System Debug Clocks System Debug Clocks	DDR Contiguration		✓ F	CLK_CLK0	IO PLL 🗸	50 🙁	50.000000	0.100000 : 250.000000			
□ FCLK_CLK3 IO PLL 50 10.00000 0.100000 : 250.000000 > System Debug Clocks	SMC Timing Calculation		F	CLK_CLK1	IO PLL	50	10.000000	0.100000 : 250.000000			
> System Debug Clocks	Interrupts		F	CLK_CLK2	IO PLL	50	10.000000	0.100000 : 250.000000			
			F	CLK_CLK3	IO PLL	50	10.000000	0.100000 : 250.000000			
> Timers	> System Debug Clocks										

- 5. Click **PS-PL Configuration** in the Page Navigator and expand **General**.
- 6. Expand **Enable Clock Resets** and select the appropriate resets for the PL fabric, as shown in the following figure.



L Configuration		Summary Rep
Search: Q.		
Name	Select	Description
 ✓ General 		
UART0 Baud Rate	115200	Baud rate is generated with internally fixed UART Ref Clock Freq=10
UART1 Baud Rate	115200	Baud rate is generated with internally fixed UART Ref Clock Freq=10
PL AXI idle Port		Enables idle AXI signal to the PS used to indicate that there are no o
DDR ARB bypass Port		Enables DDR urgent/arb signal used to signal a critical memory star
PS-PL Debug interface		Enables PL debug signals to PS and vice-versa
FTM Trace data interface		Enables FTM Trace AXI stream interface used to capture data from P
FTM Trace buffer	0	Generates a FIFO to hold trace data
FTM Data edge detector	0	Stores trace data in the FIFO when the data changes as marked by e
FTM Trace buffer FIFO size	128	FTM Trace buffer FIFO size
FTM Trace buffer clock delay	12	Number of clock cycles interval for a trace data output from FIFO bein
Include ACP transaction checker		Enables ACP transaction checker.
Trace data/control signal pipeline width	8	Enables configurable number of pipeline stages on the TRACE DAT
Power-on reset(POR) 4k timer		Enables power-on reset(POR) 4k timer. By default, 64k timer is used.
Processor event interface		Enables event bus which provides a low-latency and direct mechanis
> Address Editor		
> Enable Clock Triggers		_
 Enable Clock Resets 		
FCLK_RESET0_N	\checkmark	Enables general purpose reset signal 0 for PL logic
FCLK_RESET1_N		Enables general purpose reset signal 1 for PL logic
FCLK_RESET2_N		Enables general purpose reset signal 2 for PL logic
FCLK_RESET3_N		Enables general purpose reset signal 3 for PL logic
> AXI Non Secure Enablement	0 ~	Enable AXI Non Secure Transaction

7. Instantiate an IP such as AXI GPIO in the PL fabric. Then, click **Run Connection Automation**.


The Run Connection Automation dialog box states that the S_AXI port of the GPIO will be connected to the ZYNQ7 Processing System master interface M_AXI_GP0 , as shown in the following figure.

8. Click OK.



Run Connection Automation Automatically make connections in your design b configuration options on the right.	y checking the boxes of the interfaces to connect. S	Select an interface on the left to display its
Q ₹ ≑	Description	
 ✓ ✓ All Automation (2 out of 2 selected) ✓ ✓ ♥ axi_gpio_0 ✓ ⊕ GPIO 	Connect Slave interface (/axi_gpio_0/S_AX	I) to a selected Master address space.
✓ ⊕ S_AXI	Master: Interconnect IP: Crossbar clock source of Interconnect IP: Clock source for Master interface: Clock source for Slave interface:	/processing_system7_0/M_AXI_GP0 New AXI Interconnect Auto Auto Auto
?	<	OK Cancel

The clock and resets in the IP integrator design should look as shown in the following figure.





Zynq Design with a Memory IP Core in the PL

- **RECOMMENDED:** For Zynq designs that include a Memory IP core in the PL, it is recommended that the input clock to the Memory IP core use an external clock source instead of the PS Fabric clock. The external clock from an on-board oscillator would be cleaner in terms of jitter when compared to clocks from the PS. You can use PS Fabric clocks for other portions of the PL design if required.
 - 1. Add the Memory IP and configure according to design requirements.
 - 2. Then, connect the input clock source to the SYS_CLK input of the Memory IP core by rightclicking SYS_CLK in the block design and selecting **Make External**.
 - 3. If the design uses a MicroBlaze processor, add it to the design and run **Block Automation**. The Run Block Automation dialog box opens.
 - 4. Specify /mig_7series_0/ui_clk or the /mig_7_series_0/ui_addn_clk_0 (if the Memory IP core has been configured to have ui_addn_clk_x pins) as the input clock.

All Automation (1 out of 1 selected)	Description	
🔽 肆 microblaze_0	and caches can be con	automation generates local memory of selected size, figured. MicroBlaze Debug Module, Peripheral AXI Controller, a clock source, Processor System Reset are cted as needed.
	Instance: /microblaze_	_0
	Options	
	Local Memory:	8KB 💌
	Local <u>M</u> emory ECC:	None 🔻
	Cache Configuration:	8KB 🔻
	Debug Module:	Debug Only 👻
	Peripheral AXI Port:	Enabled -
	Interrupt Controller:	
	Clock Connection:	/mig_7series_0/ui_addn_clk_0 (100 MHz)
		None
		/mig_7series_0/ui_addn_clk_0 (100 MHz) /mig_7series_0/ui_clk (100 MHz)
		New Clocking Wizard (100 MHz)
		New External Port (100 MHz)


 \bigcirc

TIP: mig_7series_0/ui_addn_clk_0 (100 MHz) is selected by default.

5. Click OK.

The block design looks like the following figure.






- 6. Click **Run Connection Automation** link to complete rest of the connections. The Run Connection Automation dialog box opens.
- 7. Select all available connections with their default values, as shown in the following figure.

🍌 Run Connection Automation			×
Automatically make connections in your design by its configuration options on the right.	y checking the boxes of the interfaces to connect.	Select an interface on the left to display	4
Q ★ ♦	Description		
✓ ✓ ₱ mig_7series_0 ✓ ⊕ S_AXI	Connect Slave interface (/mig_7series_0/S	_AXI) to a selected Master address space.	
✓ ≫ sys_rst	Master:	/microblaze_0 (Cached) 🗸 🗸	
	Interconnect IP:	Auto 🗸	
	Crossbar clock source of Interconnect IP:	Auto 🗸	
	Clock source for Master interface:	Auto 🗸	
	Clock source for Slave interface:	Auto 🗸	
•		OK	cel

8. The connected design should look like the following figure.





Designs with Memory IP and the Clocking Wizard

For designs that require specific clock frequencies not generated by the Memory IP core, you can instantiate a Clocking Wizard IP and use the ui_clock output of the Memory IP as the clock input for the IP Clocking wizard.

You also need to make the following additional connections:

- 1. Connect the onboard reset to the Clocking wizard reset input in addition to the Memory IP.
- 2. Connect the mmcm_locked pin of the Memory IP and locked pin of Clocking wizard to the Util_Vector_Logic IP configured to the AND operation. Then, connect the output of the Util_Vector_Logic to the dcm_locked input of Proc_Sys_Reset.



Using UpdateMEM to Update BIT files with MMI and ELF Data

A single device, with one or more embedded processors as well as programmable logic, needs a single boot image, which must contain the merged CPU software and FPGA bitstream images. The UpdateMEM utility (updatemem) is a data translation tool to map contiguous blocks of data across multiple block RAMs that constitute a contiguous logical address space.

With the combination of Zynq[®]-7000 SoC devices or Microblaze embedded processors, on the UltraScale architecture or 7 series devices, UpdateMEM merges the CPU software image of an executable and linkable format (ELF) file into the FPGA bitstream created by the Vivado[®] Design Suite and the write_bitstream command, by mapping the ELF data onto the memory map information (MMI) for the block RAMs in the design. As a result, the software for an embedded processor can be initialized from block RAM-built address spaces within an FPGA bitstream. This provides a powerful and flexible means of merging parts of CPU software and FPGA design tool flows.

The Vivado Design Suite automatically merges an associated ELF file for an embedded processor design when generating the device bitstream. If you have associated the ELF file using the Tools > Associate ELF Files command from the Vivado IDE, then the Vivado Design Suite merges the data as needed.

Use the Associate ELF Files command to add the SCOPED_TO_REF and SCOPED_TO_CELLS properties to the associated ELF files, as follows:

- The SCOPED_TO_REF property associates the ELF file with all instances of the specified hierarchical module, or block design.
- The SCOPED_TO_CELLS associates the ELF file with specified instances of the specified embedded processor cells.

You can also run the UpdateMEM command at any time to manually associate the ELF file and MMI file with the BIT file of the implemented design.

IMPORTANT! UpdateMEM can only be used to update unencrypted bitstream files.





Using UpdateMEM

For embedded processor based designs, the UpdateMEM (updatemem) command merges CPU software images into bitstream files, to initialize the block RAM memory within the target Xilinx device. The UpdateMEM command can also take an ELF file or CPU Software Image as an input and write out MEM files for simulation purposes. The UpdateMEM command takes the following inputs:

- A bitstream (BIT) file, which is initially generated by the Vivado Design Suite implementation tools. You can create a bitstream file from an implemented design using the write_bitstream Tcl command. A bitstream (BIT) file is a binary data file that contains a bit image of the design, to be downloaded to a Xilinx device. The UpdateMEM command reads a BIT file as an input, and writes a BIT file as its output.
- The memory-map information (MMI) file is a text file that describes how individual block RAMs on the Xilinx device are grouped together to form a contiguous address space called an *address block*.

The Vivado Design Suite writes the MMI file automatically and places that file into the <project>.runs/impl_1 folder when generating the bitstream, or you can manually write that information using the write_mem_info command. The UpdateMEM command uses the MMI file to identify the physical BRAM resources that map to a specific address range. For more information on the MMI file, see BRAM Memory Map Info (MMI) File.

- The Vivado Design Suite writes the SMI file (memory-map information file for simulation) automatically and places that file into the <project>.sim/sim_x/behav folder when simulation is run on the design.
- An executable and linkable format (ELF) file, which is a product of the Vitis[™] integrated design environment, is a binary data file that contains an executable program image ready for running on an embedded processor. The ELF file contains the data to be mapped by UpdateMEM into the address ranges of the block RAMs.
- Optionally, a memory (MEM) file is a manually created text file that describes contiguous blocks of data to initialize or populate a specified address space. The UpdateMEM command can use the MEM file in place of an ELF file. See Memory (MEM) Files for more information.
- An instance ID of the embedded processor in the design, to associate the ELF or MEM file with the processor.

The UpdateMEM command populates contiguous blocks of data defined in ELF or MEM files, across multiple block RAMs of a Xilinx device mapped by the MMI file. The UpdateMEM command merges the memory information into a bitstream file for configuring and programming the target Xilinx device.



The UpdateMEM command also lets you merge multiple data files for multiple processors in designs that have more than one embedded processor. In this case, the -data and -proc options must be specified in pairs, with the first -data file providing the software image or memory content for the first -proc specified. The second -data applies to the second -proc, and so on.

This command returns the name of the bitstream file created from the inputs, or returns an error if it fails.

Arguments for updatemem

- -meminfo <arg>: (Required) Name of the memory mapping information (MMI) file for the implemented design or memory mapping information for simulation (SMI) file. This file can be generated using the write_mem_info Tcl command.
- -data <arg>: (Required) Name of the Executable and Linkable Format (ELF) file, or a MEM file to map into BRAM addresses.
- -writememfile: Output.mem file. Translates the ELF file and writes the information to the specified.mem file, which can be used in simulation flows. This option is applicable only to processor based designs. This argument is still supported but not recommended to be used.
- -bit <arg>: (Required) Name of the bit input bitstream (BIT) file. If the file extension is missing, an extension of .bit is assumed.

Note: The UpdateMEM command can only be used with unencrypted bitstream files.

• -proc <arg>: (Required) Instance path of the embedded processor.

TIP: You can specify multiple processors for the UpdateMEM command in cases where a design has multiple embedded processors. In this case the -data and -proc options must be specified in pairs, with the first -data argument applying to the first -proc argument. However, the UpdateMEM command can take either an ELF file or a MEM file in a single run, but cannot use both -data formats at the same time even when specifying multiple processors.

- -out <arg>: (Required) Specify the name of output file, without suffix. The file has a suffix of .bit applied automatically.
- -force: (Optional) Overwrite the specified output file if it already exists.
- -debug: Hidden debug flag to output initialization strings in the block memory.

Examples

 \bigcirc

The following example reads the specified MEM info file, ELF file, and bitstream file, and generates the merged bitstream file:

```
updatemem -meminfo top.mmi -data hello_world.elf -bit top.bit \
-proc design_1_i/microblaze_1 -out top_meminfo.bit
```



The following example shows the use of UpdateMEM in a block design that has two embedded microblaze processors, one with an associated ELF file, and the other using a MEM file. Notice this requires two passes of the updatemem command, with the output bitstream of the first acting as the input bitstream of the second:

```
updatemem -bit top.bit -meminfo top.mmi -data top1.elf \
-proc system_i/microblaze_1 -out first_out.bit
updatemem -bit first_out.bit -meminfo top.mmi -data top2.mem \
-proc system_i/microblaze_2 -out top_out.bit
```

To convert an ELF file into a MEM file for simulation flows, use the following command:

updatemem -data top1.elf -meminfo top1.smi -proc design_1_i/microblaze_0

Memory (MEM) Files

A Memory (MEM) file is a manually edited text file that describes contiguous blocks of data. that can be used in place of the ELF file. The format of MEM files is an industry standard, consisting of two basic elements:

- Hexadecimal address specifier: An address specifier is indicated by an @ character followed by the hexadecimal address value. There are no spaces between the @ character and the first hexadecimal character.
- Hexadecimal data values: Hexadecimal data values follow the hexadecimal address value, separated by spaces, tabs, or carriage-return characters.

Because the MEM file is in hexadecimal format, each character represents four bits, or a nibble, in the memory.

Hexadecimal data values can consist of as many hexadecimal characters as desired. However, when a value has an odd number of hexadecimal characters, the first hexadecimal character is assumed to be a zero. For example, hexadecimal values A, C74, and 84F21 are interpreted as the values 0A, 0C74, and 084F21 respectively.



IMPORTANT! The common 0x hexadecimal prefix is not allowed. Using this prefix on MEM file hexadecimal values is flagged as a syntax error.

There must be at least one data value following an address, up to as many data values that belong to the previous address value. Following is an example of the most common MEM file format:

```
@0000 3A @0001 7B @0002 C4 @0003 56 @0004 02
@0005 6F @0006 89...
```



 \bigcirc

UpdateMEM requires a less redundant format. An address specifier is used only once at the beginning of a contiguous block of data. The previous example is rewritten as:

@0000 3A 7B C4 56 02 6F 89...

The address for each successive data value is derived according to its distance from the previous address specifier. A MEM file can have as many contiguous data blocks as required. While the gap of address ranges between data blocks can be any size, no two data blocks can overlap an address range.

TIP: UpdateMEM allows the free-form use of both // and /*...*/ commenting styles in the MEM file.

The Vivado Design Suite also supports a MEM File format for memory initialization as described at this link in the Vivado Design Suite User Guide: Synthesis (UG901). The MEM File format supported by the Vivado Design Suite is different from the file format supported by UpdateMEM.

You should define the MEM file structure for Vivado tools to match the synthesis view of the memory as an array, which adheres to the Verilog language specification. The MEM file used for UpdateMEM should include spaces to match the <Datawidth> tag as defined in the memory map info (MMI) file. For more information, see MMI File Syntax.

According to the Verilog language specification, the memory is treated as an array, so for Vivado synthesis the MEM file for a 64k memory (256x256 array) should look as follows:

Note: White space and/or comments are used to separate the numbers.

For the UpdateMem command, which has a post implementation physical view of the memory, the MEM file should look as follows:

Note: For UpdateMEM, the spaces that separate the words are determined by the MSB and LSB attributes of the <Datawidth> tag defined in the MMI file.

BRAM Memory Map Info (MMI) File

The following are design considerations for block RAM-implemented address spaces, and the definition of memory map info files:






- The block RAMs come in fixed-size widths and depths, where CPU address spaces might need to be much larger in width and depth than a single block RAM. Consequently, multiple block RAMs must be logically grouped together to form a single CPU address space as seen in the following figure.
- A single CPU bus access is often multiple bytes wide of data, for example, 32 or 64 bits (4 or 8 bytes) at a time.
- CPU bus accesses of multiple data bytes might also access multiple block RAMs to obtain that data. Therefore, byte-linear CPU data must be interleaved by the bit width of each block RAM and by the number of block RAMs in a single bus access. However, the relationship of CPU addresses to block RAM locations must be regular and easily calculable.
- CPU data must be located in a block RAM-constructed memory space relative to the CPU linear addressing scheme, and not to the logical grouping of multiple block RAMs.
- Address space must be contiguous, and in whole multiples of the CPU bus width. Bus bit lane interleaving is allowed only in the sizes supported by the Virtex[®] device block RAM port sizes.
- Addressing must account for the differences in instruction and data memory space. Because instruction space is not writable, there are no address width restrictions. However, data space is writable and usually requires the ability to write individual bytes. For this reason, each bus bit lane must be addressable.
- The size of the memory map and the location of the individual block RAMs affect the access time. Evaluate the access time after implementation to verify that it meets the design specifications.



Figure 96: Block RAM Address Space



The address space in the figure above consists of four bus blocks: Bus Block 0 through 3.

- CPU bus accesses are 8 block RAMs (64 bits) wide, with each column of block RAMs occupying an 8-bit wide slice of a CPU bus access called a Bit Lane.
- Each row of 8 block RAMs in a bus access are grouped together in a Bus Block. Hence, each Bus Block is 64 bits wide and 4096 bytes in size.
- The entire collection of block RAMs is grouped together into a contiguous address space called an Address Block.

The upper right corner address is 0xFFFFC000, and the lower left corner address is 0xFFFFFFF. Because a bus access obtains 8 data bytes across 8 block RAMs, byte-linear CPU data must be interleaved by 8 bytes in the block RAMs.

In this example using a 64-bit data word indexed by bytes from left to right as [0:7], [8:15]:



- Byte 0 goes into the first byte location of bit lane block RAM7, byte 1 goes into the first byte location of Bit Lane block RAM6; and so forth, to byte 7.
- CPU data byte 8 goes into the second byte location of Bit Lane block RAM7, byte 9 goes into the second byte location of Bit Lane block RAM6 and so forth, repeating until CPU data byte 15.
- This interleave pattern repeats until every block RAM in the first bus block is filled.
- This process repeats for each successive bus block until the entire memory space is filled, or the input data is exhausted.

As described in MMI File Syntax, the order in which bit lanes and bus blocks are defined controls the filling order. For the sake of this example, assume that bit lanes are defined from left to right, and bus blocks are defined from top to bottom.

This process is called *bit lane mapping*, because these formulas are not restricted to byte-wide data. This is similar, but not identical, to the process embedded software programmers use when programmed CPU code is placed into the banks of fixed-size EPROM devices.

The important distinctions to note between the two processes are, as follows:

• Embedded system developers generally use a custom software tool for byte-lane mapping for a fixed number and organization of byte-wide storage devices. Because the number and organization of the devices cannot change, these tools assume a specific device arrangement. Consequently, little or no configuration options are provided.

By contrast, the number and organization of FPGA block RAMs are completely configurable (within FPGA limits). Any tool for byte-lane mapping for block RAMs must support a large set of device arrangements.

• Existing byte-lane mapping tools assume an ascending order of the physical addressing of byte-wide devices because that is how board-level hardware is built. By contrast, FPGA block RAMs have no fixed usage constraints and can be grouped together with block RAMs anywhere within the FPGA fabric. Although this example displays block RAMs in ascending order, block RAMs can be configured in any order.

Memory Map Information File (MMI) Features

A memory map information (MMI) file is an XML file designed for computer parsing. It is similar to high-level computer programming languages in using the following features:

- Block structures by XML keyword tags or directives. MMI maintains similar structures in groups or blocks of data. MMI creates blocks to delineate address space, bus access groupings, and comments.
- Symbolic name usage: MMI uses names and keywords to refer to groups or entities (improving readability), and uses names to refer to address space groupings and Block RAMs.

MMI observes the following conventions:



- Keywords are case-sensitive
- Indenting is for clarity only.
- White space is ignored except where it delineates items or keywords.
- Line endings are ignored. You can have as many items as you want on a single line.
- Numbers can be entered as decimal or hexadecimal. Hexadecimal numbers use the 0xXXX notation form.

CAUTION! MMI file does not get generated if a design does not contain a processor or XPM Memories.

MMI File Syntax

The memory map info (MMI) file is an XML file that syntactically describes how individual block RAMs make up a contiguous logical data space. You can create an MMI file from an open implemented design in the Vivado Design Suite using the write_mem_info Tcl command. The implemented design provides the needed placement information of the block RAM resources.

UpdateMEM uses the MMI file as input to direct the translation of data into the proper initialization form. The Example MMI file below shows the XML-based syntax used to describe the organization of block RAM usage.

```
<?xml version="1.0" encoding="UTF-8"?>
<MemInfo Version="1" Minor="0">
  <Processor Endianness="Little" InstPath="design_1_i/microblaze_0">
    <AddressSpace
Name="design_1_i_microblaze_0.design_1_i_microblaze_0_local_memory_dlmb_bram
_if_cntlr" Begin="0" End="8191">
      <BusBlock>
        <BitLane MemType="RAMB32" Placement="X2Y17">
          <DataWidth MSB="15" LSB="0"/>
          <AddressRange Begin="0" End="2047"/>
          <Parity ON="false" NumBits="0"/>
        </BitLane>
        <BitLane MemType="RAMB32" Placement="X3Y17">
          <DataWidth MSB="31" LSB="16"/>
          <AddressRange Begin="0" End="2047"/>
          <Parity ON="false" NumBits="0"/>
        </BitLane>
      </BusBlock>
    </AddressSpace>
 </Processor>
  <Processor Endianness="Little" InstPath="design_1_i/microblaze_1">
    <AddressSpace
Name="design_1_i_microblaze_1.design_1_i_microblaze_1_local_memory_dlmb_bram
_if_cntlr" Begin="0" End="8191">
      <BusBlock>
        <BitLane MemType="RAMB32" Placement="X4Y13">
          <DataWidth MSB="15" LSB="0"/>
          <AddressRange Begin="0" End="2047"/>
          <Parity ON="false" NumBits="0"/>
        </BitLane>
        <BitLane MemType="RAMB32" Placement="X4Y14">
          <DataWidth MSB="31" LSB="16"/>
          <AddressRange Begin="0" End="2047"/>
```



```
<Parity ON="false" NumBits="0"/>
        </BitLane>
      </BusBlock>
    </AddressSpace>
 </Processor>
  <Processor Endianness="Little" InstPath="design_1_i/processing_system7_0">
    <AddressSpace
Name="design_1_i_processing_system7_0.design_1_i_axi_bram_ctrl_0"
Begin="1073741824" End="1073750015">
      <BusBlock>
        <BitLane MemType="RAMB32" Placement="X2Y18">
          <DataWidth MSB="15" LSB="0"/>
          <AddressRange Begin="0" End="2047"/>
          <Parity ON="false" NumBits="0"/>
        </BitLane>
        <BitLane MemType="RAMB32" Placement="X2Y19">
          <DataWidth MSB="31" LSB="16"/>
          <AddressRange Begin="0" End="2047"/>
          <Parity ON="false" NumBits="0"/>
        </BitLane>
      </BusBlock>
   </AddressSpace>
  </Processor>
  <Config>
   <Option Name="Part" Val="xc7z020clg484-1"/>
 </Config>
</MemInfo>
```

Address Map Definitions (Multiple Processor Support)

UpdateMEM supports multiple processors using the following XML tags:

```
<Processor Endianness="Little" InstPath="design_1_i/processing_system7_0">
</Processor>
```

IMPORTANT! Although Processor Endianness is defined in the MMI file, it is not supported by UpdateMEM.

Address Space Definitions

The outermost definition of an address space comprises the following components:

```
<AddressSpace
Name="design_1_i_processing_system7_0.design_1_i_axi_bram_ctrl_0"
Begin="1073741824" End="1073750015">
</AddressSpace>
```

The ADDRESS_SPACE and /ADDRESS_SPACE tags define a single contiguous address space. The mandatory Name = following the ADDRESS_SPACE tag provides a symbolic name for the entire address space. Referring to the address space name is the same as referring to the entire contents of the address space.

An MMI file can contain multiple ADDRESS_SPACE definitions, even for the same address space, as long as each ADDRESS_SPACE name is unique.



Next is the beginning and ending address values that the Address Space occupies by using the Begin= and End= pair.

BusBlock Definitions (Bus Accesses)

Inside an ADDRESS_SPACE definition are a variable number of sub-block definitions called *BusBlocks*, as shown in the following example:

<BusBlock> </BusBlock>

Each Bus Block contains block RAM Bit Lane definitions that are accessed by a parallel CPU bus access.

The order in which the bus blocks are specified defines which part of the address space a Bus Block occupies. The lowest addressed Bus Block is defined first, and the highest addressed Bus Block is defined last. The top-to-bottom order in which Bus Blocks are defined also controls the order in which UpdateMEM fills those Bus Blocks with data.

Bit-Lane Definitions (Memory Device Usage)

A bit-lane definition determines which bits in a CPU bus access are assigned to particular block RAMs. Each definition takes the form of MemType with Placement data, followed by the bit numbers and AddressRange the bit lane occupies. The syntax is, as follows:

IMPORTANT! Although bit-lane parity is defined in the MMI file, it is not supported by UpdateMEM.

Typically, the bit numbers are given in the following order:

<DataWidth MSB=bit_num LSB=bit_num>

If the order is reversed to have the least significant bit (LSB) first and the most significant bit (MSB) second, UpdateMEM bit-reverses the bit-lane value before placing it into the block RAM.

As with BusBlocks, the order in which bit-lanes are defined is important. But in the case of bitlanes, the order infers which part of BusBlock CPU access a bit-lane occupies. The first bit-lane defined is inferred to be the most significant bit-lane value, and the last defined is the least significant bit-lane value. In the following figure, the most significant bit-lane is BRAM7, and the least significant bit-lane is BRAM0. As seen in Example Block RAM Address Space Layout, this corresponds with the order in which the Bit Lanes are defined.



When UpdateMEM inputs data, it takes data from data input files in Bit Lane sized chunks, from the most right value first to the left most. For example, if the first 64 bits of input data are 0xB47DDE02826A8419 then the value 0xB4 is the first value to be set into a Block RAM.

Given the Bit Lane order, BRAM7 is set to 0xB4, BRAM6 to 0x7D, and so on until BRAM0 is set to 0x19. This process repeats for each successive Bus Block access BRAM set until the memory space is filled or until the input data is exhausted. The figure below expands the first Bus Block to illustrate this process.




Figure 97: **Bit Lane Fill Order**

The Bit Lane definitions must match the hardware configuration. If the MMI is defined differently from the way the hardware actually works, the data retrieved from the memory components will be incorrect.

Bit Lane definitions also have some optional syntax, depending on what device type keyword is used in the Address Block definition.

When specifying block RAM cells, the physical row and column location within the FPGA device can be indicated. Following are examples of the physical row and column location:

```
Placement = "X3Y5"
```

Use the Placement = keyword to assign the corresponding block RAM to a specific resource location in the FPGA device. In this case the block RAM is placed at column 3 and row 5 in the FPGA device.

In addition to using correct syntax for bit-lane and BusBlock definitions, you must take into account the following limitations:



- While the examples in this document use only byte-wide data widths for clarity, the same principles apply to any data width for which a block RAM is configured.
- There cannot be any gaps or overlaps in bit-lane numbering. All bit-lanes in an Address Block must be the same number of bits wide.
- The bit-lane widths are valid for the memory device specified by the device type keyword.
- The amount of byte storage occupied by the Bit Lane block RAMs in a BusBlock must equal the range of addresses inferred by the start and end addresses for a BusBlock.
 - All BusBlocks must be the same number of bytes in size.
 - A block RAM instance name can be specified only once.
 - A BusBlock must contain one or more valid bit-lane definitions.
 - An address Block must contain one or more valid BusBlock definitions.

UpdateMEM checks for all these conditions and transmits an error message if it detects a violation.

Xilinx Parameterized Macros (XPM) Memories

XPM is a tool for creating RAM and ROM structures according to user-specified requirements. Within the XPM code, you specify a number of generics including memory size, clocking mode, ECC mode, and so forth. These requirements are then converted by the Vivado synthesis tool into the appropriate size and style of memory array.

XPMs are simple, lightweight, in-line customizable, solutions for common HDL flow use cases. They can also be considered as simple parameterizable IP. XPMs are synthesizable SystemVerilogbased HDL delivered with the Vivado Design Suite.

For details on XPMs, see the Vivado Design Suite User Guide: System-Level Design Entry (UG895).

For details on the various XPMs and their parameterization options, see the UltraScale Architecture Libraries Guide (UG974).

Note: In the 2018.1 Vivado release and beyond, XPMs are enabled automatically in project mode, and in non-project mode are used automatically during synthesis/implementation.

Because XPMs are used in RTL flows (or non-processor based designs), the UpdateMEM command needs a MEM (.mem) file as an argument; it cannot take an ELF file as an argument.

The limitations to using UpdateMEM with XPM memories are, as follows:

- ROM configurations need a MEM file prior to synthesis.
- ECC is not supported.



Using XPM Memory in Vivado

To use XPM Memory in Vivado you need to create design sources for the XPM memory. Follow the following steps to create XPM memory.

- 1. Launch Vivado and create a Project.
- 2. In the Sources window, right-click **Design Sources**, and select **Add Sources** from the context menu.

À Add Sources		\times
	Add Sources This guides you through the process of adding and creating sources for your project	
	Add or create constraints	
	Add or create design sources	
	Add or create simulation sources	
E XILINX ALL PROGRAMMABLE.		
•	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish Cancel	

3. In the Add or Create Design Sources page, click Create File.

À Add Sources	-			×
Add or Create Design Specify HDL, netlist, Block Create a new source file of	Design, and IP files,		ig those file types to add to your proje	ct. 🍌
$ \mathbf{+}_{\mathbf{i}} = \mathbf{+} +$				
	Use Add Files, Ad	d Directories or Create	File buttons below	
	<u>A</u> dd Files	Add Directories	<u>C</u> reate File	
Scan and add RTL in Copy Sources into present the second seco	nclude files into proje roject	ct		
✓ Add so <u>u</u> rces from su	Ibdirectories			
•		< Back	Next > Einish	Cancel



- 4. In the Create Source File dialog box, specify the HDL language of your choice from the File type drop-down menu, and type a name for the memory block being created in the File name field.
- 5. Keep the File location to its default value <Local to Project>.
- 6. Click **OK**, as shown in the following figure.

A Create Source File ×								
Create a new source file and add it to your project.								
<u>F</u> ile type:	Verilog	~						
F <u>i</u> le name:	mult_p_4kx18_spram	\otimes						
Fil <u>e</u> location:	<local project="" to=""></local>	~						
?	ОК	Cancel						

7. In the Add or Create Design Sources page, click Finish.

🝌 A	dd Sources							\times
Spe	cify HDL, ne		sign, and	IP files, or directo urce file on disk ar		_		4
	$+_{1} - $	$\mathbf{f} \mid \mathbf{I} \mid$						
		Index	Name		Library		Location	
	•	1	mult_p	_4kx18_spram.v	xil_defau	ıltlib	<local project="" to=""></local>	•
		Add File	s	Add Directories		<u>2</u> reate	File	
	Copy <u>s</u> our	add RTL <u>i</u> nclu ces into proje es from subd	ct					
?)		< <u>B</u> ack	<u>N</u> ext >		<u>F</u> ini:	sh Can	cel

- 8. The Define Module dialog box opens. Click Cancel to dismiss the dialog box.
- 9. The Define Module dialog box asks to confirm that you indeed do not want to create the template for the HDL file.
- 10. Click Yes.

This example copies a pre-existing XPRM template in the next steps into the HDL file.



11. Now you can see the newly created Verilog file in the Sources window.



12. In the Flow Navigator, under Project Manager, click Language Templates.



13. The Language Template dialog box opens. In the Search field type xpm and select the template for the appropriate HDL code (VHDL/Verilog), shown in the following figure.



elect a language template	4
remplates	Preview
	218 Copy the following two statements and paste them be
	219 Entity declaration, unless they already exist. 220
Search: Q- xpm (42 matches)	221 Library xpm;
Synchronous Reset Synchronizer (xpm_cdc_sync_rst)	
✓	223
Asynchronous FIFO (xpm_fifo_async)	224 <cut and="" ar<="" below="" code="" into="" line="" paste="" td="" the="" this=""></cut>
AXI Stream FIFO (xpm_fifo_axis)	225
Synchronous FIFO (xpm fifo sync)	226 xpm_memory_spram: Single Port RAM 227 Xilinx Parameterized Macro, version 2018.1
	228 !
V XPM_MEMORY	229 xpm memory spram inst : xpm memory spram
Dual Port Distributed RAM (xpm_memory_dpdistram)	230 generic map (
Dual Port ROM (xpm_memory_dprom)	231 ADDR_WIDTH_A => 6, DECIMAL
Simple Dual Port RAM (xpm_memory_sdpram)	232 AUTO_SLEEP_TIME => 0, DECIMAL
Single Port RAM (xpm_memory_spram)	233 BYTE_WRITE_WIDTH_A => 32, DECIMAL 234 ECC MODE => "no ecc", String
Single Port ROM (xpm_memory_sprom)	235 MEMORY_INIT_FILE => "none", String
True Dual Port RAM (xpm_memory_tdpram)	236 MEMORY_INIT_PARAM => "0", String
stemVerilog	237 MEMORY_OPTIMIZATION => "true", String
)C	238 MEMORY_PRIMITIVE => "auto", String
	239 MEMORY_SIZE => 2048, DECIMAL
sbug ~	240 MESSAGE_CONTROL => 0, DECIMAL

- 14. Cut and paste the template for the Single Port RAM memory and add the instantiation template to the HDL file. Complete the definition of the HDL file by adding the appropriate entity and/or module definition.
- 15. Integrate your XPM memory block with the rest of the design. You can use the IP Integrator tool to integrate the XPM memory as a RTL module.

Diagram	? _ D @ X
$oldsymbol{\Theta} \mid oldsymbol{\Theta} \mid oldsymbol{\Sigma} \mid oldsymbol{\Theta} \mid oldsymbol{\Theta} \mid oldsymbol{\Sigma} \mid oldsymbol{\Sigma} \mid oldsymbol{\Theta} \mid oldsymbol{\Theta$	0
essel default sysck, 300 Clocking Wizard Clocking Wizard	muliii _pdoct18_spram_0 cka rsta ropcoa adar(11:0) dar(11:0) muliii_p_4loct18_spram_v1_0

16. Set the appropriate depth of the memory instantiated in the Address Editor.

IP Catalog × Project Summ	ary × Diagrar	m × Addre	ss Editor ×				
Cell	Slave Interface	Base Name	Offset Address	Range	High Address		
∨ 🌻 jtag_axi_0							
✓ I Data (32 address bits : 4G)							
🚥 axi_bram_ctrl_0	S_AXI	Mem0	0xC000_0000	16K 🗸	0xC000_3FFF		



- 17. Generate output products, synthesize, implement, and create the bitstream for the design.
- 18. If you have a mem file, you can use that to populate the initialization strings of the XPM memory using the following updatemem command as an example:

```
updatemem -meminfo <mmi_file_name>.mmi -data <mem_file_name>.mem -bit
<bit file
name>.bit -proc <path to xpm memory instance> -out <output bit file
name>.bit
```

19. You can also use the -debug switch to see the init_strings of the XPM memory. Below is an example of using the -debug switch.

```
updatemem -debug -meminfo <mmi_file_name>.mmi -data <mem_file_name>.mem -
bit <bit
file name>.bit -proc <path to xpm memory instance> -out <output bit file
name>.bit >
dmp.txt<</pre>
```



Appendix A

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

Solution Centers

See the Xilinx Solution Centers for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

See the Xilinx Memory Interface Solution Center for information regarding the Memory IP.

Documentation Navigator and Design Hubs

Xilinx Documentation Navigator provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open the Xilinx Documentation Navigator (DocNav):

- From the Vivado IDE, select Help → Documentation and Tutorials.
- On Windows, select Start → All Programs → Xilinx Design Tools → DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

• In the Xilinx Documentation Navigator, click the **Design Hubs View** tab.

Send Feedback



On the Xilinx website, see the Design Hubs page.
 Note: For more information on Documentation Navigator, see the Documentation Navigator page.

References

- 1. Zynq-7000 SoC Verification IP Data Sheet (DS940)
- 2. Zynq UltraScale+ MPSoC Verification IP (DS941)
- 3. Zynq UltraScale+ MPSoC: Embedded Design Tutorial (UG1209)
- 4. Zynq-7000 SoC: Embedded Design Tutorial (UG1165)
- 5. Triple Modular Redundancy (TMR) LogiCORE IP Product Guide (PG268)
- 6. MicroBlaze Debug Module (MDM) LogiCORE IP Product Guide (PG115)
- 7. UltraScale Architecture-Based FPGAs Memory IP LogiCORE IP Product Guide (PG150)
- 8. Zynq-7000 SoC Technical Reference Manual (UG585)
- 9. Zynq-7000 SoC and 7 series Devices Memory Interface Solutions (UG586)
- 10. Vitis Unified Software Platform Documentation (UG1416)
- 11. Zynq-7000 SoC Software Developers Guide (UG821)
- 12. Vivado Design Suite Tcl Command Reference Guide (UG835)
- 13. Zynq-7000 SoC Packaging and Pinout Product Specifications (UG865)
- 14. Vivado Design Suite User Guide: Design Flows Overview (UG892)
- 15. Vivado Design Suite User Guide: Using the Vivado IDE (UG893)
- 16. Vivado Design Suite User Guide: System-Level Design Entry (UG895)
- 17. Vivado Design Suite User Guide: Synthesis (UG901)
- 18. Vivado Design Suite User Guide: Using Constraints (UG903)
- 19. Vivado Design Suite User Guide: Dynamic Function eXchange (UG909)
- 20. ISE to Vivado Design Suite Migration Guide (UG911)
- 21. Zynq-7000 SoC PCB Design Guide (UG933)
- 22. Vivado Design Suite Tutorial: Embedded Processor Hardware Design (UG940)
- 23. UltraScale Architecture Libraries Guide (UG974)
- 24. MicroBlaze Processor Reference Guide (UG984)
- 25. Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994)
- 26. Vivado Design Suite Tutorial: Designing IP Subsystems Using IP Integrator (UG995)

Send Feedback



- 27. Zynq UltraScale+ Device Packaging and Pinouts Product Specification User Guide (UG1075)
- 28. Zynq UltraScale+ Device Technical Reference Manual (UG1085)
- 29. Vivado Design Suite User Guide: Creating and Packaging Custom IP (UG1118)
- 30. Zynq UltraScale+ MPSoC: Software Developers Guide (UG1137)

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https:// www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.



© Copyright 2013-2020 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries.. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.

