Power Design Manager

User Guide

UG1556 (v2020.2) November 19, 2021

Xilinx is creating an environment where employees, customers, and partners feel welcome and included. To that end, we're removing noninclusive language from our products and related collateral. We've launched an internal initiative to remove language that could exclude people or reinforce historical biases, including terms embedded in our software and IPs. You may still find examples of non-inclusive language in our older products as we work to make these changes and align with evolving industry standards. Follow this <u>link</u> for more information.





Revision History

The following table shows the revision history for this document.

Section	Revision Summary
11/19/2021 V	ersion 2020.2
Initial release.	N/A



Table of Contents



Documentation Navigator and Design Hubs	33
References	
Please Read: Important Legal Notices	





Introduction

This document describes the power design manager (PDM) usage based on the Kria[™] K26 system-on-module (SOM). The PDM enables you to estimate complete power requirements for the K26 SOM main 5V power supply and the six VCCO PL I/O bank supplies based on your application. For the current release, PDM 2020.2.2 only supports the Kria K26 production SOM K26C and K26I (commercial and industrial grade). Support for the KV260 Vision AI Starter Kit is planned for a future release of the PDM.

For technical support on the PDM, see Xilinx Support. Additional Kria SOM resources can be found here.

Additional documentation on power analysis for various platforms is as follows:

- Kria K26 SOM Data Sheet (DS987).
- When using the power design manager for estimating power based on the K26 SOM resource usage and toggle rates, see *Xilinx Power Estimator User Guide* (UG440) for additional details on how these inputs can be modeled.
- When using the Vivado[®] report power to estimate the power of an implemented design, see *Vivado Design Suite User Guide: Power Analysis and Optimization* (UG907).

Note: The Vivado report power reports only the Zynq[®] UltraScale+[™] MPSoC device power and it is not the same as the board level power estimated by the PDM.



Installing Power Design Manager

The standalone PDM installer is available on the Kria[™] SOM Power and Thermal Resources page.

OS Requirement

The PDM is currently supported on Windows 10 and Linux (CentOS7) operating systems only.

Installation Steps

- 1. Download the installation file from Power and Thermal Resources page.
- 2. Launch the installer.
- 3. Follow the installation wizard. Click Next.





4. Click Next.

🗶 PDM 2020.2.2 Installer - Select Edition to Install		-		×
Select Edition to Install				
	5	XI	I IN	JX.
Select an edition to continue installation. You will be able to customize the content in the next page.				17 18
Power Design Manager (PDM)				
Power Design Manager.				
Copyright © 1986-2021 Xilinx, Inc. All rights reserved.	< <u>B</u> ack	<u>N</u> ext >	Ca	ncel

5. Agree to all the License Agreements and click **Next**.

E PDM 2020.2.2 Installer - Accept License Agreements		_		×
Accept License Agreements				
Please read the following terms and conditions and indicate that you agree by checking the I Agree checkboxes.	3	XII		IX.
Xilinx Inc. End User License Agreement				
By checking "I Agree" below, or OTHERWISE ACCESSING, DOWNLOADING, INSTALLING or USING THE SOFTWARE, I AGREE on behalf of licen agreement, which can be viewed by <u>clicking here</u> .	see to b	e bound	by the	
IAgree				
Third Party Software End User License Agreement				
By checking "I Agree" below, or OTHERWISE ACCESSING, DOWNLOADING, INSTALLING or USING THE SOFTWARE, I AGREE on behalf of licen agreement, which can be viewed by <u>dicking here.</u>	see to b	e bound	by the	
□ I Agree				
Copyright © 1986-2021 XIIINX, Inc. All rights reserved.	<u> </u>	iext >	Car	ncel

6. Enter the destination directory and shortcut option and click **Next**.



2 PDM 2020.2.2 Installer - Select Destination Directory	- 🗆 X
Select Destination Directory Choose installation options such as location and shortcuts.	🐔 XILINX.
Installation Options Select the installation directory C:\Xilinx\PDM Installation location(s) C:\Xilinx\PDM\PDM\2020.2.2 Disk Space Required Download Size: NA Disk Space Required: 2.88 GB Final Disk Usage: 2.84 GB Disk Space Available: 278.97 GB	Select shortcut and file association options Create program group entries Power Design Manager Create desktop shortcuts Create file associations Apply shortcut & file association selections to Current user All users
Copyright \circledast 1986-2021 Xilinx, Inc. All rights reserved.	< Back Next > Cancel

7. Review the Installation Summary page and click **Install**. It takes few minutes to complete the installation.

PDM 2020.2.2 Installer -	Installation Summary			-	×
UNIFIED	Installation Sum	nmary			
Viliny Installor	Edition: Power Design M	lanager (PDM)			
AIIII IA II IStaliel	Design Tools				
	Power Design Manage	er (PDM)			
	Installation location				
	 C:\Xilinx\PDM\2020.2. 	2			
	Disk Space Required				
	Download Size:	NA			
	Disk Space Required:	2.88 GB			
	Final Disk Usage:	2.84 GB			
E XILINX.					

8. Click **OK** to finish the PDM installation.









Using Power Design Manager

When the PDM is installed on Windows 10/Linux OS, launch PDM from the Start menu or double-click the PDM desktop icon. The Getting Started screen appears when the PDM is launched.

Power Design Manager 2020.2.2			-	×
Ele Iools Help				
OPEN RECENT Projects project_1.pdm C:/work/power/project_1	Power Design Manager			
	START New Project Open Project	RESOURCES Documentation Kria SOM Leave Feedback		

Figure 1: Power Design Manager

Design Flows

The PDM supports two major design flows:



• Manual estimation flow: Use this flow when evaluating the Kria[™] K26 SOM for total power based on the planned K26 design to be implemented.

In the manual estimation flow, PDM is used very similar to how the legacy device focused Xilinx[®] Power Estimator (XPE) tool is used is used. When starting a new PDM project, a new project wizard guides you through the project setup.

• **Import flow:** For this flow, you can import the file generated from Vivado[®] power into the PDM while creating a new project.

Creating New Project

- 1. Click New Project on the Getting Started screen and click Next.
- 2. Enter the project name and project location.

You can also select the xpe file generated from Vivado for the import flow.

www Project		×
Project Name Enter a name for you you could also impo	r project and specify a directory where the project data files will be stored.Optionally t XPE file into the project.	PDM
Project name:	project_10	
Project location:	C:/work/power/PDM	
Create project	subdirectory ated at: C:/work/power/PDM/project_10	
Import XPE file	:	

3. Clicking **Next** takes you to the part selection wizard. Select the temperature grade as commercial or industrial and process as typical or maximum and click **Next**.

Note: If * . xpe import flow is selected, then architecture and device details are populated automatically from * . xpe file.



ult Part									
se a defau	lt Xilir	ix part for your	project.						
Part									0
Architec	ture:	Kria							~
Family:	Kria		~	Board:	Custom	~	Device:	K26	~
Grade:	Indu	ustrial	~	Process:	Maximum	~			
Vivado p	part:	XCK26-SFVC7	'84-2LVI-I						
Vivado p	part:	XCK26-SFVC7	84-2LVI-I						

Note: In the initial PDM 2020.2.2 release, only Kria SOM is supported and the K26C / K26I can be selected.

- 4. Click **Next** and the click **Finish** on the New Project Summary page. Your new project with all the default values will be created and ready to use.
- 5. Following is the summary sheet view in PDM after the new project is created.





roject_2 - [C:/work/power/PDM/proje	ect_2/p	project_2.pdm]	- Power Design N	Manager 2020.2.	2				-		
<u>R</u> un ⊻iew <u>T</u> ools <u>H</u> elp	P										
C C									Part: XCK2	SFVC78	84-2L
≍ ≑ ← ⇒ ⊕	1	Σ -}- Su	immary								
Summary (1.570 W)		This tab contain	ns summary of re	asults.							
Part	1										
Power Summary		Part							0		
Environment			1000			0					
Voltage & Current Requirement	ts	Family:	кла	~	Board:	Custom	Device:	K26	~		
Thermal Loading	1	Grade:	Industrial	~	Process:	Maximum 🗸					
Estimation											
PS&VCU(0.177W)		Vivado p	art: XCK26-SF	VC784-2LVI-I							
Clock (0 W)											
Logic (0 W)											
URAM (0W)	1	Power Sum	mary		Q (Environment			Q 0	1	
DSP (0W)		Total Power		1.570 W		Junction Temperature		User Override ON 🔹	25 C		
IO (0.009 W)		Junction Ten	nperature (Tj)	25 C		Ambient Temperature	(Ta)		25 C	100	
Hard Blocks (0W)	4	Thermal Mar	gin	75 C		Effective ThetaJA			0.000 C/W	4	
		Thermal Pow	ver Margin	0.000 W		Max. Junction Temper	ature		100 C		
6		Characteriza	tion	Preliminary(+/- 20% accura	3))	
		Voltage & C	urrent Require	ments	Q, (Thermal Loading			Q 0	1	
					-	Component		Power			
		Rail	Voltage	Current	Range	Component					
		Rail VCC_SOM	Voltage 5.0 V	Current 0.314 A	4.750 - 5.250	V K26			0.653 W		
		Rail VCC_SOM VCCO_HPA	Voltage 5.0 V 1.5 V	Current 0.314 A 0.000 A	Range 4.750 - 5.250 1.470 - 1.545	V K26 V DDR4: U11-U14			0.653 W 0.000 W		
		Rail VCC_SOM VCCO_HPA VCCO_HPB	Voltage 5.0 V 1.5 V 1.5 V	Current 0.314 A 0.000 A 0.000 A	Range 4.750 - 5.250 1.470 - 1.545 1.470 - 1.545	V K26 V DDR4: U11-U14 V VR: U170			0.653 W 0.000 W 0.412 W		
	3	Rail VCC_SOM VCCO_HPA VCCO_HPB VCCO_HPC	Voltage 5.0 V 1.5 V 1.5 V 1.5 V	Current 0.314 A 0.000 A 0.000 A 0.000 A	Kange 4.750 - 5.250 1.470 - 1.545 1.470 - 1.545 1.470 - 1.545	V K26 V DDR4: U11-U14 V VR: U170 V VR: U167			0.653 W 0.000 W 0.412 W 0.183 W	5	
	3	Rail VCC_SOM VCCO_HPA VCCO_HPB VCCO_HPC VCCO_HDA	Voltage 5.0 V 1.5 V 1.5 V 1.5 V 1.8 V	Current 0.314 A 0.000 A 0.000 A 0.000 A 0.000 A	Range 4.750 - 5.250 1.470 - 1.545 1.470 - 1.545 1.470 - 1.545 1.764 - 1.854	V K26 V DDR4: U11-U14 V VR: U170 V VR: U167 V VR: U166			0.653 W 0.000 W 0.412 W 0.183 W 0.151 W	5	
	3	Rail VCC_SOM VCCO_HPA VCCO_HPB VCCO_HPC VCCO_HDA VCCO_HDB	Voltage 5.0 V 1.5 V 1.5 V 1.5 V 1.8 V 1.8 V	Current 0.314 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A	Range 4.750 - 5.250 1.470 - 1.545 1.470 - 1.545 1.470 - 1.545 1.764 - 1.854 1.764 - 1.854	V K26 V DDR4: U11-U14 V VR: U170 V VR: U167 V VR: U166 V VR: U151			0.653 W 0.000 W 0.412 W 0.183 W 0.151 W 0.000 W	5	
	3	Rail VCC_SOM VCCO_HPA VCCO_HPB VCCO_HPC VCCO_HDA VCCO_HDB VCCO_HDC	Voltage 5.0 V 1.5 V 1.5 V 1.5 V 1.8 V 1.8 V 1.8 V	Current 0.314 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A	Range 4.750 - 5.250 1.470 - 1.545 1.470 - 1.545 1.470 - 1.545 1.764 - 1.854 1.764 - 1.854	v K26 v DDR4: U11-U14 v VR: U170 v VR: U167 v VR: U166 v VR: U151 v VR: U165			0.653 W 0.000 W 0.412 W 0.183 W 0.151 W 0.000 W 0.008 W	5	
	3	Rail VCC_SOM VCCO_HPA VCCO_HPB VCCO_HPC VCCO_HDA VCCO_HDB VCCO_HDC VCC_BATT	Voltage 5.0 V 1.5 V 1.5 V 1.5 V 1.8 V 1.8 V 1.8 V 1.8 V 1.5 V	Current 0.314 A 0.000 A 0.000 A 0.000 A 0.000 A 0.000 A	Range 4.750 - 5.250 1.470 - 1.545 1.470 - 1.545 1.470 - 1.545 1.764 - 1.854 1.764 - 1.854	V K26 V DDR4: U11-U14 V VR: U170 V VR: U167 V VR: U166 V VR: U151 V VR: U165 PCB.1			0.653 W 0.000 W 0.412 W 0.183 W 0.151 W 0.000 W 0.008 W 0.164 W	5	

On the left panel, there are summary and other blocks tab for the device. The Summary tab has following sections:

• **Part:** This panel is the summary of device selection and process setting for power estimation. You can change them in real time to see the impact on total power.

TIP: For worst-case power estimation, use the maximum process. This process applies only for MPSoC devices as remaining on-board components always have worst case estimation.

- **Power Summary:** This read-only table shows the total power estimation, junction temperature (Tj) and margin based on the environment table.
- Voltage & Current Requirements: This table lists all the power rail requirements for the carrier card. Both current and voltage requirements are specified.
 - **TIP:** This is a departure for a typical power estimation where the MPSoC rails would be displayed. The SOM has a pre-connected power delivery and so PDM simply shows the required inputs. PDM also has DRCs to ensure that the estimated power does not exceed the current limits of the K26 SOM power delivery.
- **Environment:** Allows the user to either force the Junction temperature to a fixed value or specify the maximum ambient and effective ThetaJA for the thermal solution (obtained from thermal simulation).

RECOMMENDED: Worst case junction temperature must be used until ThetaJA is obtained from thermal simulations. For more details see Kria K26 SOM Thermal Design Guide (UG1090).



• **Thermal Loading:** This table lists out the power dissipated on the device, as well as on other external peripherals such as DDRs, power regulators, and boot devices available on SOM. The values in the thermal loading table must be used as inputs to a third-party thermal simulation.



Figure 2: K26 SOM Flotherm Compact Model

• Estimation Section: Under the estimation section on the left panel, there are device resources where you can provide input to the PDM about their usage, enable, and toggle rates.

At the bottom of the page, there is a Project Summary status which remains visible while viewing all of the PDM sheets. This information is added to provide a quick summary of the power distribution, thermal setting, and margin for the design.

Click on the **show/hide** button at the bottom right corner to hide this dialog box as needed.



Figure 3: Project Summary Status

r technical support visit https	://www.xilinx.	com/support.h	ntml. While PDM is in early acces	s please provid	edback to pdm_feedback@xilinx.com
Power		Q	Thermal	Q	
Total	1.492 W		Junction Temperature (Tj)	25.966 C	
XCK26-SFVC784-2LV-C	0.536 W	35.96 %	Ambient Temperature (Ta)	25	
Active	0.186 W	12.46 %	Effective ThetaJA	1.8 C/W	
Static	0.351 W	23.49 %	Thermal Margin	59 C	
loard	0.956 W	64.04 %	Thermal Power Margin	32.797 W	

Creating Clock

When starting a manual estimation flow, it is recommended to create and generate the required clocks for the design. This will enable the clocks to be selected from the other resources tabs.

This clock creation can be performed using the Clock tab under the Estimation section.

Estimation PS&VCU(0.177W) 5 Clock (0W) Utilization Clock **Clock Managers** Logic (0W) BRAM(0W) > URAM(0W) > DSP(0W) IO (0.009 W) > Hard_Blocks(0W)

Figure 4: Estimation Section

Fill in the details on the Clock tab to create a clock. Select if it is an external (coming from an I/O pin) or internal, from another block, such as the processing subsystem (PS) or a GT recovered clock for example.



Clock								Q
ID	Name	Source	Frequency (MHz)	Fanout	Fanout/Site	Clock Buffer	Slice Clock Enable	Power (W)
1	ClkName_1	External 👻	200.000	0	6.500	100.00 %	50.00 %	0.000 W
2		External			6.500	100.00 %	50.00 %	0.000 W
3		Internal			6.500	100.00 %	50.00 %	0.000 W
4		External 👻			6.500	100.00 %	50.00 %	0.000 W
5		External 👻			6.500	100.00 %	50.00 %	0.000 W
6		External 👻			6.500	100.00 %	50.00 %	0.000 W
7		External 👻			6.500	100.00 %	50.00 %	0.000 W
8		External 👻			6.500	100.00 %	50.00 %	0.000 W

Fiaure	5:	Clock	Tab

The fanout field for that clock will get populated automatically based on how many registers, block RAM, URAMs, and other resources are connected to that clock on their respective tabs.

POWER TIP: Using this approach for the clock entry, PDM can more accurately estimate the clock power as the clock fanout is updated every time a clock is used in a Resources tab.

If power estimation is required for an MMCM or PLL, these can be specified in the Clock Managers table on the Clock tab.

Figure	6:	Clock	Managers
--------	----	-------	----------

D	Name	Туре		Ref Clock		Phase Shift		Divide Counter	Multiply Counter	VCO Frequency (MHz)	Clock 0 Divide	Clock 1 Divide
1	InstName_1	MMCM	•	200 MHz (ClkName_1)	*	Fixed	*	5	20	800.000	2	
2			٠		٠		٠					
З			*		*		*					
4			•		٠		٠					
5			*		*		•					
6			٠		*		•					
7			٠		*		*					
8			٠		•		٠					
9												

The reference clock is selected from one of the user-entered clocks in the Clock table. The multiply (M) and divide (D) can be specified as well as the output dividers. When this is entered, the output clock becomes available in the Clock table and is selectable on the other resource tabs such as Logic, DSP, URAM, block RAM, and I/O tabs to estimate the power of these blocks and the power of the clock network.



Power Design Manager Resource Tabs

After you have entered the required clock for the design, the remaining resources must be estimated. PDM displays the available resources in a tab on the slide view under the Estimation section.

Σs	ummary (1.492 W)	This tab contai	ns summary of re	sults.								
	Power Summary	Part									0	
	Environment											
	Voltage & Current Requirements	Family:	Kria	`	Board:	Cust	tom ~	Device:	K26	`	/	
	Thermal Loading	Grade:	Commercial	,	Process:	Туріс	cal v					
D E	stimation											
\sim	PS & VCU (0.177 W)	Vivado p	art: XCK26-SF	VC784-2LV-C								
	PS & VCU Total Power											
	Ballery Domain RPLI Power											1
	Config & Power Management	Power Sum	mary		Q	0	Environment			Q,	0	
	APU / GPU Power	Total Power		1.492 W			Junction Temperature	l	Jser Override OFF 🔻			
	Interconnect	Junction Ter	nperature (Tj)	25.966 C			Ambient Temperature	(Ta)			25 C	
	AXI PS-PL Interface	Thermal Mar	gin	59 C		_	Effective ThetaJA			1.80	0 C/W	
	SYSMON	Thermal Pov	ver Margin	32.797 W			Max. Junction Temper	ature			85 C	
_	VCU	Characteriza	tion	Preliminary	(+/- 20% accur	acy)						
Ų.	Clock (0 W)	Voltage & C	urrent Require	nents	Q	0	Thermal Loading			Q	0	
\$	BRAM (0W)	Rail	Voltage	Current	Range	-	Component		Power		-	
>	URAM (0W)	VCC SOM	5.0 V	0.298 A	4.750 - 5.250	v	K26		1 OWEI	0.	536 W	
>	DSP(0W)	VCCO HPA	1.5 V	0.000 A	1.470 - 1.545	5 V	DDR4: U11-U14			0.	000 W	
>	IO (0.009 W)	VCCO_HPB	1.5 V	0.000 A	1.470 - 1.545	5 V	VR: U170			0.	407 W	
>	Hard_Blocks (0 W)	VCCO_HPC	1.5 V	0.000 A	1.470 - 1.545	5 V	VR: U167			0.	162 W	
		VCCO_HDA	1.8 V	0.000 A	1.764 - 1.854	4 V	VR: U166			0.	215 W	
		VCCO_HDB	1.8 V	0.000 A	1.764 - 1.854	ŧ۷	VR: U151			0.	000 W	
		VCCO_HDC	1.8 V	0.000 A	1.764 - 1.854	4 V	VR: U165			0.	W 800	
		VCC_BATT	1.5 V				PCB.1			0.	164 W	
							eMMC: U133			0.	W 000	
		Project S	ummary									
		For technical s	upport visit https:	//www.xilinx.co	om/support.htm	nl. While	e PDM is in early access	please prov	vide any feedback to p	dm fei	edback@	⊇xilin
		Power			Q	Thern	mal	C	1			
		Total		1.492 W		Junctio	on Temperature (Ti)	25.966 C				
		XCK26-SFV	C784-2LV-C	0.536 W	35.96 %	Ambie	nt Temperature (Ta)	25				
		Active		0.186 W	12.46 %	Effectiv	ve ThetaJA	1.8 C/W				
		Static		0.351 W	23.49 %	Therm	nal Margin	59 C				
		Board		0.956 W	64.04 %	Therm	al Power Margin	32.797 W	1			
						-	-					

Figure 7: Power Design Manager Resources

POWER TIP: For fast navigation, each tab can be expanded using the > icon and you can jump to the desired table by selecting from the displayed list. For example, clicking to select VCU automatically jumps to the PS & VCU tab to display the VCU table.

PDM organizes resources into the following categories:



- **PS & VCU**: This shows the Processing Subsystem with the MPSoC Processing Subsystem (PS) which has quad-core Arm[®] Cortex-A53 and dual-core Arm Cortex[®]-R5F along with a Mali 400 MP GPU. The Video Codec Unit (VCU) and System Monitors can be configured on this tab.
- **Clock:** As described above, this allows you to enter external and internal clocks as well as the PLL and MMCMs that will be used. All clocks generated on this tab can be selected from the other tabs to ensure the clock fanout and therefore power estimation is accurate.
- Logic: This tab allows you to enter the logic resource usage and toggle rates. The available K26 SOM resources and usage are displayed in the utilization table.

Utilization		QŦ	\$ 0		
Туре	Avail	Used	Utilization		
Registers	234240	100000	42.69 %		
∨ LUTs	117120	75000	64.04 %		
Combinatorial	117120	50000	42.69 %		
Shift Registers	57600	10000	17.36 %		
Distributed RAMs	57600	15000	26.04 %		

Figure 8: Logic

- Block RAM and URAM: Allows the block RAM and URAM utilization to be entered.
- **DSP:** The K26 SOM has up to 1248 DSP slices available. The utilization along with the clock rate and expected toggle can be entered here.
- I/O: The I/O tab, lists all of the available interfaces from both the processing subsystem (DDR4, PSMIO, and GTR) and the PL (PL IOs, and GTHs). The Power Summary & Utilization table shows the available interfaces based on the Kria K26 SOM and the 2 x 240 pin connectors to ensure that designs are kept within the K26 SOM limits.

Power Summar	Power Summary & Utilization													
Туре	Avail	Used	Utilization	Power										
MIO	75	20	26.67 %	0.001 W										
DDR4	9	0	0.00 %	0.009 W										
GTR	4	0	0.00 %	0.006 W										
GTH	4	2	50.00 %	0.373 W										
PL GPIO	124	20	16.13 %	0.232 W										
Total				0.620 W										

Figure 9: IO Power Summary and Utilization



For the programmable logic (PL) I/Os, the Kria K26 SOM gives access to six banks 3x HD and 3x HP. PDM allows selection of both VCCO voltage for each of these banks as well as the supported I/O standards that correspond to the VCCO voltage selected.

Figure	10: Programmal	ble Logic for IC)s
--------	----------------	------------------	----

Voltage Se	lection					Q 0															
Bank	Voltage (V)		Avail	Us	ed	Power															
HPA	1.5 V		32		20	0.232 W															
HPB	1.2 V		42		10	0.003 W															
IPC	1.8 V	•	42		10	0.009 W															
HDA	1.35 V		21		4	0.050 W															
IDB	1.5 V		24		5	0.076 W															
IDC	1.8 V	*	24		0	0.000 W															
UO Fotting		-																			
D Name		M emo Interfa	ry Bank ce Type	10	I/O Standard	1	Input Pins	Output Pins	Bidir Pins	BITSL	ICE	IBUF		Input Term	Output Impedance	Pre-Emphasis	Clock (MHz)	Toggle Rate	Data Rate		Output
1			HPA	•	Diff SST	L 1.5V DCI (pair) *	10			NO	*	High Perf	٠		•			12.50 %	SDR	*	
2			HPB	*	Diff HSU	L 1.2V (pair) *		5		NO		High Perf	•			•	-	12.50 %	SDR	•	
3			HPC	•	Diff SST	L Class I 1.8V (pai 👻			5	NO	-	High Perf	٠	-	•	•	•	12.50 %	SDR	•	
4			HDA	•	SSTL 1.	35V ·	4			NO	-	High Perf	•	-	•	•	-	12.50 %	SDR	٠	
5			HDB	•	HSTL CI	ass I 1.5V 🔹	5			NO	•	High Perf	•	•	•	•		12.50 %	SDR	•	
6			HDC	*		-				NO		High Perf	٠					12.50 %	SDR	٠	
7			HPA		Diff HSTI	L Class I 1.8V (pair)	^			NO		High Perf	٠		•	•		12.50 %	SDR	•	
8			HPA	٠	Diff SST	Class I 1.8V (pair)				NO	•	High Perf	٠	•	•	•	•	12.50 %	SDR	٠	
9			HPA	٠	DiffSST	Class II 1.8V (pair)				NO		High Perf	•					12.50 %	SDR	٠	
10			HPA		HSTL CI	3551 1.8V				NO		High Perf	•	•	•			12.50 %	SDR	•	
11			HPA	*	LVCMOS	\$ 1.8V 16mA				NO	-	High Perf	*	•	•	· • .		12.50 %	SDR	•	
12			HPA	*	LVCMOS	\$ 1.8V 4mA				NO	-	High Perf	*	-	•	•	-	12.50 %	SDR	•	
13			HPA	*	LVCMOS	5 1.8V 8mA	~			NO	•	High Perf	•	-	•	•		12.50 %	SDR		
14			LIDA	-			1			NO	-	High Rod			-			12 60 84	000	-	

The previous image shows that you can only select 1.8V IOSTANDARDs based on the 1.8V entered for the HDC VCCO. The power estimated for the PL I/Os will also be reflected as a carrier card current and voltage requirement as these VCCOs need to be provided by the user. The VCCO voltage range is also displayed.

Voltage & Curre	Voltage & Current Requirements											
Rail	Voltage	Current	Range									
VCC_SOM	5.0 V	0.459 A	4.750 - 5.250 V									
VCCO_HPA	1.5 V	0.117 A	1.470 - 1.545 V									
VCCO_HPB	1.2 V	0.000 A	1.176 - 1.236 V									
VCCO_HPC	1.8 V	0.004 A	1.764 - 1.854 V									
VCCO_HDA	1.35 V	0.034 A	1.323 - 1.391 V									
VCCO_HDB	1.5 V	0.047 A	1.470 - 1.545 V									
VCCO_HDC	1.8 V	0.000 A	1.764 - 1.854 V									
VCC_BATT	1.5 V											

Figure 11: Voltage and Current Requirements

• Hard Blocks: This tab allows definition of the desired PCIe setup.



Σ Summary (1.782 W)	Use th	nis tab to	analy	ze PCle	e Pow	er.		
Estimation	Ut	ilization						
> PS & VCU (0.177 W)								
> Clock (0 W)	Тур	e	Avai		Used	ł	Utiliz	ation
> Logic (0 W)	PCI	e		2		2		100.00 %
> BRAM (0W)	D.	NI-						0
> URAM (0 W)	PU	le						Q
> DSP(0W)	ID	PCle		Mod	e	Chan	nels	Power
> IO (0.009 W)	1	PCIe	•	Gen1	•	1	•	0.079
✓ Hard_Blocks (0.169 W)	2	PCIe500) 🔻	Gen3		2	•	0.090
✓ PCle (0.169 W)								
Utilization								
PCle								

Figure 12: PCIe Block Power Estimation

POWER TIP: For drop-down selectable options, pressing the **Delete** key twice on the cell will reset it back to the default state.



Kria K26 SOM Power Delivery

While the Kria[™] K26 SOM comes with its own predefined power delivery network, power design manager has DRCs to ensure that each regulator does not exceed the maximum output current allowed. In the following figure, a DRC can be seen on U166. Hovering over it displays a tooltip suggesting to reduce power to bring the current within the maximum limit.

Thermal Loading	Q 🚺	
Component	Power	
K26	5.707 W	
DDR4: U11-U14	0.000 W	
VR: U170	0.407 W	
VR: U167	0.160 W	
VR: U166	1.297 W	
VR: U151	Power exceeded on the K26 Core rail by	489.497 mW. Reduce
VR: U165	power for the K26 Logic/Routing/Clock/B	RAM/DSP resources.
PCB.1	0.164 W	
eMMC: U133	0.000 W	

Figure 13: Thermal Loading



Thermal Simulation Results

After completing a thermal simulation and obtaining a Theta Ja (Θ_{JA}) value, power design manager estimation can be further refined using this information. When doing an initial thermal simulation, the worst case Tj should be assumed and the K26 SOM estimation can be refined once Θ_{JA} is calculated. For more information on this flow, see *UltraFast Design Methodology Guide* for Xilinx FPGAs and SoCs (UG949).



Figure 14: Recommended Thermal Validation Flow

 Θ_{JA} is a measure of how the junction temperature (Tj) raises above the ambient temperature (Ta) for every watt of power dissipated (Pd) in the device. The units are C/W and it is calculated using the following equation:

 $\Theta_{JA} = (Tj - Ta)/Pd$

In the Environment table, override the default Θ_{JA} with the Θ_{JA} from the thermal simulation results and specify the ambient temperature. PDM uses these values to calculate junction temperature and improve power estimation accuracy.

In the following example, Ta = 40°C with a Θ_{JA} of 2.0 C/W is entered when User Override OFF is selected. K26 power is estimated at 7.2W which results in an estimated Tj of 54.4°C. This ensures a more accurate static power estimate of the K26 Zynq[®] UltraScale+^M MPSoC device.

Q 0

Q. 0

7.219 W 0.998 W 0.785 W 0.483 W 0.512 W 0.000 W 0.093 W 0.164 W 0.000 W

40 C 2.000 C/W 85 C



Power Summa	агу		Q 🚺	Environment	
Total Power		10.252 W		Junction Temperature	User Override OFF 🔹
Junction Tempe	erature (Tj)	54.44 C		Ambient Temperature (Ta)	
Thermal Margin	1	31 C		Effective ThetaJA	
Thermal Power	Margin	15.281 W		Max. Junction Temperature	
Characterizatio	n	Preliminary	(+/- 20% accuracy)		
Voltage & Cur	rent Require	ments	Q. 🖸	Thermal Loading	
Rail	Voltage	Current	Range	Component	Power
VCC_SOM	5.0 V	2.050 A	4.750 - 5.250 V	K26	
VCCO_HPA	1.2 V	0.001 A	1.176 - 1.236 V	DDR4: U11-U14	
VCCO_HPB	1.5 V	0.000 A	1.470 - 1.545 V	VR: U170	
VCCO_HPC	1.5 V	0.000 A	1.470 - 1.545 V	VR: U167	
VCCO_HDA	3.3 V	<0.001 A	3.234 - 3.399 V	VR: U166	
VCCO_HDB	1.8 V	0.000 A	1.764 - 1.854 V	VR: U151	
VCCO_HDC	1.8 V	0.000 A	1.764 - 1.854 V	VR: U165	
VCC_BATT	1.5 V			PCB.1	
				eMMC: U133	

Figure 15: Power Summary





Constraining Vivado

When power estimation is completed by the PDM, the Vitis[™] or Vivado[®] tools design should be properly constrained using Power Constraints. The following are considered the minimum requirements:

- set_operating_conditions -design_power_budget <Power in Watts>
- set_operating_conditions -process maximum
- set_operating_conditions -ambient_temp <Max Supported by Application>
- set_operating_conditions -thetaja <Increase in Tj for every W dissipated C/W>

TIP: When constraining the Vivado tools design, the design power budget should be the K26 SOM power estimate and not the Kria[™] K26 SOM 5V power estimate. Unlike PDM, Vivado report_power does not estimate the on-board components power.

Thermal Loading	Q 0
Component	Power
K26	3.344 W
DDR4: U11-U14	0.000 W
VR: U170	0.426 W
VR: U167	0.175 W
VR: U166	0.457 W
VR: U151	0.082 W
VR: U165	0.008 W
PCB.1	0.164 W
eMMC: U133	0.000 W

Figure 16: Thermal Loading



Report Power Import

While PDM estimates the total power of the Kria K26 SOM, Vivado[®] tools report power only estimates the K26 device power. To calculate total Kria K26 SOM power, export results from Vivado Report Power.

For details on how to run report power and generate the required .xpe file, see Vivado Design Suite User Guide: Power Analysis and Optimization (UG907). When creating a project in PDM, select the **Import XPE File** option and navigate to the *.xpe file as illustrated in following figure.

New Project		>
Project Name Inter a name for you IPE file into the proj	r project and specify a directory where the project data files will be stored.Optionally you could also import ect.	PDM
Project name:	RP_Import	
Project location:	C:/PDM	
Create project	subdirectory	
Project will be crea	ated at: C:/PDM/RP_Import	
Import XPE file		
01.40		

Figure 17: Import XPE File

When imported, this updates the device resource usage based on the implemented design, the report_power toggle rates. PDM estimates power of the SOM resources external to the device and adds this to the device power to provide the total SOM power.



Additional Information

Search Within Table

For some of the tables which have many rows or columns, there is a search button added to quickly search the items in that table.

Thermal Loading	Q 0
Component	Power
K26	0.822 W
DDR4: U11-U14	0.000 W
VR: U170	0.412 W
VR: U167	0.183 W
VR: U166	0.194 W
VR: U151	0.000 W
VR: U165	0.008 W
PCB.1	0.164 W
eMMC: U133	0.000 W

Figure 18: Search Within Thermal Loading Table

Tooltips

PDM has tooltips added to help users to quickly understand and get more information on each of the attributes. To view a tooltip, simply hover the cursor over the cell for the tooltip to display.

Here is an example of a tooltip for the clock source column:



Figure	19:	Тоо	ltips
--------	-----	-----	-------

Clock	ĸ		-						Q
ID	Name	Source	Frequency (MHz)	Fanout	Fanout/Site	Clock Buffer	Slice	k	Power (W)
1	1	Exte n Sel	ect the source (of the cloc	k			0 %	0.000 W
2	2	Extern Use	External for IC	driven cl	ocks.			0 %	0.000 W
3	3	Extern Use	er Internal for cl	ocks drive	en by some ins	tance. he field will h	e auto	0 %	0.000 W
. 4	1	Extern pop	ulated.	manager	output crock, u	ie neio win c	e auto	0 %	0.000 W
5	5	External	·		6.500	100.00 %	50.	00 %	0.000 W
6	3	External	r		6.500	100.00 %	50.	00 %	0.000 W
14									

Design Rule Checks

The PDM user interface is designed to prevent invalid data entry but it is not possible to validate all the values. PDM performs design rule checks (DRCs) to bring attention to entries causing invalid results. DRCs run automatically as data is entered and calculations are updated.

A common DRC violation is resource over utilization. Following is an example showing a DRC violation on the logic sheet caused by the registers exceeding the available amount.

Utilizat	ion	-	-	÷ 🔶	0					
Туре	ſ	Used	Avail	Utilizat	tion					
Regi	sters	293000	234240	125.	09 9	6				
LUTs		100000	117 120	6U.	30 7					
C	ombinatorial	100000	117120	85.	38 9	6				
St	hift Registers	0	57600	0.	00 9	6				
Di	stributed RAMs	0	57600	0.	00 9	6				
D	Name	Clock				Combinatorial	Shift Registers	Distributed RAMs	Registers	Toggle Rate
1	Logic_1	400 M	IHz (CikNa	me_1)	٠	100000			293000	12.50 %
2					٠					12.50 %
3					•					12.50 %
4					*					12.50 %
5					*					12.50 %

Figure 20: **Design Rule Checks**



Refresh

PDM performs incremental calculation and provide real-time update of power results as and when power numbers are populated. In few cases, when there are multiple inputs on different tab, there is also an option to perform Refresh or full calculation. This can be done either clicking the \bigcirc **Refresh** button on the menu bar or in the toolbar: **Run** \rightarrow **Refresh**.



Figure 21: Refresh





Known Issues

Power Estimation

- When the DDR interface is not used, there is no power associated with U11-U14: When you add a DDR4 interface in the IO tab, the power for U11-U14 is estimated correctly. When the DDR4 interface is not used, the power dissipation for U11-14 is ~130 mW or 26 mA on the VCC_SOM 5V input.
- Import Issues: When importing a .xpe file, the following issues should be checked:
 - Unassigned clocks and high fanout nets in the logic tab have no clocks: When importing from Vivado[®] Report Power, logic that does not have an associated clock or any high fanout nets are listed separately. These typically are associated with the highest frequency clock in the design and typically there are very few of these resources. When importing to PDM, they will be listed in the logic tab but have no clocks associated with them as shown in the following figure:

Figure 22: Logic Tab

22	Unassigned_Clock		39		3.15 %	7.822	0.000
23	High_Fanout_Nets	•	227	391	1.92 %	22.307	0.000

To resolve, select the appropriate clock from the drop-down or create the required clock in the clock tab and select it for these entries. The power impact of these is typically very low <50 mW. To fully resolve this issue, you should refer to the implemented Vivado design and ensure that these nets are correctly constrained.

• Errors flagged in PDM: Import issues are flagged as errors in the respective PDM tab, the most common import issue is the mismatch in the programmable logic IO settings. In the following figure, the IO tab has an error indicator beside it:



Figure 23: Errors flagged in PDM

```
    Estimation
    PS&VCU(2.327W)
    Clock(0.379W)
    Logic (0.088W)
    BRAM (0.084W)
    URAM (0.031W)
    DSP (0W)
    DSP (0W)
    Hard_Blocks (0W)
```

In the IO tab the error is shown in the specific cell and can be corrected by selecting the correct setting:

IBUF	Output	Signal	Power	Externa	ul.	Offchip	User
Disable	Load(pF)	Rate	(W)	Termin	abon	VCCO	Comments
43.65 %		1199.761	0.004	None	*	-0.000	
80.73 %		25.000	0.014	None		-0.001	
0.00 %	0.000	0.051	0.000	100		0.000	
0.00 %	0.000	0.000	0.000	None		0.000	

Figure 24: IO Tab

DSP Slice Import Always has the Mult Enabled: When importing a .xpe file, the MULT is also imported and this adds a small amount of power to the estimate, the range is up to 40 mW for every 100 DSP slices. This is dependent on the clock rate of the DSP slices and it is typically lower. The following figure shows an example of 100 DSP slices running at 450 MHz and 250 MHz, the power increase from the Mult being enabled is 40 mW@450 MHz → 18 mW@200 MHz.



DSP											Q 0
ID	Name	DSP Slices	Clock	Toggle Rate	Mult Used ?	Mreg Used ?	P	Pre-add Jsed ?	Mtn/S	Power (W)	User Comments
1	DSP 100 Mult On	100	450 MHz (Cli * 1	12.50 %	Yes *	No	- 1	lo +	56.250	0.146	40mW power increase
2	DSP 100 Mult Off	100	450 MHz (Cli * 1	12.50 %	No *	No	* 1	10 *	56.250	0.106	
3			*	12.50 %	Yes *	Yes	* 1	40 · ·	0.000	0.000	
4			*	12.50 %	Yes •	Yes	* 1	- ol	0.000	0.000	
5	DSP 100 Mult On	100	200 MHz (CL *	12.50 %	Yes *	No	- 1	lo +	25.000	0.065	18mW power increase
6	DSP 100 Mult Off	100	200 MHz (CL *)	12.50 %	No -	No	- 1	40 · ·	25.000	0.047	

• **PDM does not allow deselection of an interface:** For example, when targeting PCle[®] in the PS-GTR table, there is no empty option available to deselect an interface as shown in the following figure:



Figure 26: PS-GTR Table

GTR			
Interface	Standa	rds	Clock (Mhz)
PCle	Gen1	*	125.000
SATA	Gen1		
Display Port	Gen2		
USB3			

Using the delete key twice removes an interface, however the power associated with it remains:

GTR					Q 🛛
Interface	Standards	Clock (Mhz)	# of GT lanes	Usage Rate	Power
PCIe	•	125.000	0 -		0.153 W
SATA	•		•		0.000 W
Display Port	•		•		0.000 W
USB3	•		•		0.000 W
SGMII	•		Ŧ		0.000 W

Figure 27: Associated PS-GTR Power

To correct this behavior, saving the PDM project and then reopening it allows you to remove power.

• LVDS input supportability limitation: LVDS input is currently supported only in 1.8V and 2.5V banks, though they can be placed in banks that are powered at voltage levels other than the nominal voltages required for the outputs of those standards (1.8V for LVDS outputs and 2.5V for LVDS_25 outputs) and based on the criteria mentioned in *UltraScale Architecture SelectIO Resources User Guide* (UG571). As a workaround, estimate power with LVDS 1.8 or LVDS 2.5 I/O standard in a 1.8V or 2.5V bank without DIFF_TERM setting.

Usability

- Standard Excel type features and User tab are not supported: PDM currently does not support multiple-row copy and paste or the standard Excel features where a cell can be based on a calculation of other cells. The User tab is currently not available.
- Graphs and Snapshot tabs are not available: These features will be added in a future release.



- Quick estimate is not available: This feature will be added in a future release.
- Open recent design may not list the most recent PDM projects: It will be fixed in a later version.
- **PDM does not allow the import of a .xpe file into an existing project:** For the initial release, a new project must be created to import a .xpe file.
- Undo and redo options are not available: Undo or redo option is not available currently. Delete option should be used instead.
- Auto complete/auto correct issues: When entering data, PDM tries to auto complete the entry. For example, if you have already entered 10000, and when you add 10 the next time, PDM tries to auto complete the entry to 10000 as shown in the following figure:



Figure 28: Auto Complete Example

Pressing spacebar or backspace prevents auto complete.

- There are no export XDC constraints in the PDM: The following options will be added in a later version of the PDM. Instead use the following constraints used to constrain Vitis[™] or Vivado[®]:
 - set_operating_conditions -design_power_budget <Power in Watts>
 - set_operating_conditions -process maximum
 - set_operating_conditions -ambient_temp <Max Supported by Application>
 - set_operating_conditions -thetaja <Increase in Tj for every W dissipated C/W>

TIP: When constraining the Vivado design, the design power budget should be the K26 SOM power estimate, it should not be the Kria K26 SOM 5V power estimate. The Vivado report power does not estimate the power of the on-board components as PDM does.



Appendix A

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

Documentation Navigator and Design Hubs

Xilinx[®] Documentation Navigator (DocNav) provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

- From the Vivado[®] IDE, select Help → Documentation and Tutorials.
- On Windows, select Start → All Programs → Xilinx Design Tools → DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In DocNav, click the **Design Hubs View** tab.
- On the Xilinx website, see the Design Hubs page.

Note: For more information on DocNav, see the Documentation Navigator page on the Xilinx website.

References

These documents provide supplemental material useful with this guide:



- 1. Xilinx Power Estimator User Guide (UG440).
- 2. UltraScale Architecture SelectIO Resources User Guide (UG571)
- 3. Vivado Design Suite User Guide: Power Analysis and Optimization (UG907).
- 4. UltraFast Design Methodology Guide for Xilinx FPGAs and SoCs (UG949).
- 5. Kria K26 SOM Thermal Design Guide (UG1090).
- 6. Kria K26 SOM Data Sheet (DS987).

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https:// www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING



OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

Copyright

© Copyright 2021 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

