

# **Vivado Design Suite Tutorial**

## Designing IP Subsystems Using IP Integrator

UG995 (v2019.2) October 30, 2019





# **Revision History**

The following table shows the revision history for this document.

Section	Revision Summary			
10/30/2019 V	ersion 2019.2			
General Updates	Validated for release 2019.2			
06/04/2019 Version 2019.1				
General Updates Validated for release 2019.1				



# Table of Contents

Revision History2
Chapter 1: Designing IP Subsystems4
Introduction4
Tutorial Design Description
Locating Tutorial Design Files5
Hardware and Software Requirements5
Chapter 2: Lab 1: Designing IP Subsystems in IP Integrator
Step 1: Creating a Project6
Step 2: Creating an IP Integrator Design10
Step 3: Creating External Connections13
Step 4: Customizing IP20
Step 5: Running Connection Automation24
Step 6: Managing Signals with CONCAT and CONSTANT Blocks
Step 7: Using the Address Editor34
Step 8: Validating the Design36
Step 9: Creating and Implementing the Top-Level Design
Conclusion42
Appendix A: Additional Resources and Legal Notices
Xilinx Resources
Documentation Navigator and Design Hubs43
References43
Please Read: Important Legal Notices



### Chapter 1

# Designing IP Subsystems

### Introduction

**IMPORTANT!** This tutorial requires the use of the Kintex<sup>®</sup>-7 family of devices. You will need to update your Vivado<sup>®</sup> tools installation if you do not have this device family installed. Refer to the Vivado Design Suite User Guide: Release Notes, Installation, and Licensing (UG973) for more information on Adding Design Tools or Devices.

The Xilinx<sup>®</sup> Vivado<sup>®</sup> Design Suite IP Integrator lets you create complex system designs by instantiating and interconnecting IP cores from the Vivado IP catalog onto a design canvas. You can create designs interactively through the IP Integrator design canvas GUI, or programmatically using a Tcl programming interface. You will typically construct designs at the AXI-interface level for greater productivity; but you may also manipulate designs at the port level for more precise design control.

This tutorial walks you through the steps for building a basic IP subsystem design using the IP Integrator. You will instantiate a few IP in the IP Integrator and then stitch them up to create an IP sub-system design. While working through this tutorial, you will be introduced to the IP Integrator GUI, run design rule checks (DRC) on your design, and then integrate the design into a top-level design in the Vivado Design Suite. Finally, you will run synthesis and implementation and generate a bitstream on the design.

6

VIDEO: You can also view the Designing with Vivado IP Integrator quick take video to learn more about this feature of the Vivado Design Suite.

## **Tutorial Design Description**

This tutorial is based on a simple non-processor-based IP Integrator design. It contains a few peripheral IP cores and an AXI Interconnect core, which connects to an external on-board processor.

The design targets an xc7k325 Kintex-7 device. The tutorial uses a small design with minimal hardware requirements and to enable timely completion of the tutorial as well as to minimize the data size.



 $\bigcirc$ 

**TIP:** Although the tutorial design targets an xc7k325 Kintex-7 device, you can choose another part, such as the xc7a35 Artix<sup>®</sup>-7 device for use with the WebPack version of the Vivado Design Suite. The tutorial results should be similar.

### **Locating Tutorial Design Files**

- 1. Download the Reference Design Files from the Xilinx website.
- 2. Extract the file named top\_ipi.xdc to a directory. That directory is called the <Extract\_Dir> in this tutorial.

### Hardware and Software Requirements

Refer to the Vivado Design Suite User Guide: Release Notes, Installation, and Licensing (UG973) for a complete list and description of the system and software requirements for the Vivado Design Suite.



Chapter 2

# Lab 1: Designing IP Subsystems in IP Integrator

### **Step 1: Creating a Project**

- 1. Open the Vivado<sup>®</sup> Integrated Design Environment (IDE).
  - On Linux, change to the directory where the Vivado tutorial design file is stored: cd <Extract\_Dir>/Vivado\_Tutorial. Then launch the Vivado Design Suite: Vivado.
  - On Windows, launch the Vivado Design Suite: Start → All Programs → Xilinx Design Tools → Vivado 2019.x.

As an alternative, click the Vivado 2019.x Desktop icon to start the Vivado IDE.

The Vivado IDE Getting Started page contains links to open or create projects and to view documentation, as shown in the following figure:





<u>F</u> ile	Flow	Tools	<u>W</u> indow	Help	Q- Quick Acc
١	VIV				
	Create Open	e Project Project			
	Manag Open	SKS ge IP > Hardwa Tcl Store	re Manage 2 >	er >	
	Docun Quick	nentatio Take Vic	n and Tute leos > Guide >		ter

*Note*: Your Vivado Design Suite installation may be called something different from Xilinx<sup>®</sup> Design Tools on the Start menu.

- 2. In the Quick Start page, select Create Project.
- 3. The New Project wizard opens. Click **Next** to confirm the project creation.
- 4. In the Project Name page, shown in the following figure, set the following options:
  - a. In the Project name field, enter project\_ipi.
  - b. In the Project location field, enter <project\_directory>.



🝌 New Project	×
Project Name Enter a name for your project and specify a directory where the project data files will be stored.	4
Project name: project_ipi	$\otimes$
Project location: C:/tutorials/2019.2/UG995	⊗
Create project subdirectory	
Project will be created at: C://2019.2/UG995/project_ipi	
	Cancel

- 5. Ensure that Create project subdirectory is checked, and click **Next**.
- 6. In the Project Type dialog box, select **RTL Project**, and click **Next**, as shown in the following figure:



interview And	×
Project Type Specify the type of project to create.	2
<ul> <li><u>R</u>TL Project You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.</li> </ul>	
<ul> <li>Do not specify sources at this time</li> <li>Post-synthesis Project: You will be able to add sources, view device resources, run design analysis, planning and implementation.</li> <li>Do not specify sources at this time</li> </ul>	
<ul> <li>_I/O Planning Project</li> <li>Do not specify design sources. You will be able to view part/package resources.</li> </ul>	
<ul> <li>Imported Project</li> <li>Create a Vivado project from a Synplify, XST or ISE Project File.</li> </ul>	
<ul> <li>Example Project</li> <li>Create a new Vivado project from a predefined template.</li> </ul>	
Image: Second	

Ensure that the **Do not specify sources at this time** is unchecked. If you check this box then you will not see the other options mentioned below until you get to the **Default Part** page.

- 7. In the Add Sources dialog box:
  - a. For Target language, select VHDL or Verilog.
  - b. For Simulator Language, select Mixed.
- 8. Click Next.

You will add sources later using the design canvas in the Vivado IP Integrator to create a subsystem design.

- 9. In the Add Constraints dialog box, click Next.
- 10. In the Default Part dialog box, shown in the following figure, make the following entries:
  - a. Select Parts.
  - b. For Family, select Kintex-7.
  - c. For Speed, select -2.



use a uela	ault Xilinx pa	rt or board for yo	ur project.						
Parts	Boards								
Reset All	Filters								
Category:	All		~	Package:	All F	Remaining N	Temperatu	are: All Rer	maini
Family:	Kintex-7		~	Speed:	-2		Static pow	er: All Rer	maini
				1					
Search:	Q,*		~						
Part		I/O Pin Count	Available IOBs	LUT Elem	ents	FlipFlops	Block RAMs	Ultra RAM	1s
xc7k325	tfbv900-2	900	500	203800		407600	445	0	^
xc7k325	tffg676-2	676	400	203800		407600	445	0	
xc7k325	tffg900-2	900	500	203800		407600	445	0	
xc7k325	tffv676-2	676	400	203800		407600	445	0	
xc7k325t	tffv900-2	900	500	203800		407600	445	0	
xc7k355	tffg901-2	901	300	222600		445200	715	0	
xc7k355t	tffv901-2	901	300	222600		445200	715	0	
xc7k410	tfbg676-2	676	400	254200		508400	795	0	
xc7k410	tfbg900-2	900	500	254200		508400	795	0	~
<									>

- 11. Select xc7k325tffg900-2 part from the listed parts, and click Next.
- 12. Review the project summary in the New Project Summary dialog box.
- 13. Click Finish to create the project.

The new project opens in the Vivado IDE.

### **Step 2: Creating an IP Integrator Design**

1. In the Flow Navigator, select Create Block Design.

The Create Block Design dialog box opens, as shown in the following figure:



🔥 Create Block Design 🛛 🔀					
Please specify name	A .				
<u>D</u> esign name:	subsystem_1	8			
D <u>i</u> rectory:	🛜 <local project="" to=""></local>	~			
Specify source set:	🖨 Design Sources	~			
?	ок	Cancel			

- 2. In the Create Block Design dialog box, set the following:
  - a. For Design Name, select **subsystem\_1**.
  - b. For Directory, select <Local to Project>.
  - c. For Specify source set, select: **Design Sources**.
- 3. Click OK.

 $\bigcirc$ 

The Vivado IP Integrator displays a design canvas to let you quickly create complex subsystem designs by integrating IP cores.

4. Click the **Add IP** button <sup>+</sup> in the block design canvas.

Alternatively, you can also right-click on the design canvas to open the context menu, and select **Add IP**.

**TIP:** To open the IP Details window beside the IP catalog, as shown in the following figure, type *Ctrl-Q* as described at the bottom of the IP catalog window. This window lets you see details of the currently selected IP in the catalog.

#### 5. In the search field of the IP catalog, type spi to find the AXI Quad SPI.

				1
Search: 🔍 spi 🛞 (1 match)		IP Details	×	
AXI Quad SPI	Name:	AXI Quad SPI	î	,
	Version:	3.2 (Rev. 17)		
	Interfaces:	AXI4		
	Description:	SPI Interface for SPI Based Slave		
	Status:	Production		
	License:	Included		
	Change Log:	View Change Log		
	Vendor:	Xilinx, Inc.		
ENTER to select, ESC to cancel, Ctrl+Q for IP details	VLNV:	xilinx.com:ip:axi_quad_spi:3.2	~	



6. Select **AXI Quad SPI** core and press **Enter** on the keyboard, or double-click the core in the IP catalog. Yet another way of adding an IP is dragging and dropping the IP from the IP catalog to the block design canvas. In this case, you would search for the IP, select it and drag-and-drop it on the block design canvas.

			P.	,
Search:	Q- spi	(1 match)		IP Details
👎 AXI (	Quad SPI		Name:	AXI Quad SPI
			Version:	3.2 (Rev. 18)

The AXI Quad SPI core is instantiated onto the IP Integrator design canvas.



- 7. Right-click the IP Integrator canvas to open the popup menu, and select Add IP.
- 8. In the Search field of the IP Integrator catalog, type IIC.
- 9. Either double-click or press Enter on your keyboard to instantiate the AXI IIC IP.
- 10. Use the Add IP command to instantiate the following IP cores:
  - AXI UART Lite
  - AXI Block RAM (BRAM) Controller
  - AXI Interrupt Controller (INTC)
  - AXI Interconnect

The IP Integrator canvas should look similar to the following figure. The relative positions of the blocks placed on the canvas might be slightly different.

Diagram		2013
${\color{black}{0}} \mid {\color{black}{0}} \mid {\color{black}{3}} \mid {\color{black}{0}} \mid {\color{black}{3}} \mid {\color{black}{3}$		
Designer Assistance available. Run Connection Automation		
signerconnect_0         Image: Signer Signe	axi_uartitle_0 + s_AXI uART + s_axi_adk interrup AXI Uartitle	axi_iic_0 + s_Axi_ic_N_RC+ s_ail_adk_ic2inc.ppt s_ail_arcsch_go(00) AXIIIC axi_quad_spi_0 + AXI_IC s_sid_adk_icsTARTUP_IO+ s_sid_adk_icsTARTUP_IO+ s_sid_adk_icsTARTUP_IO+ s_sid_adk_icsTARTUP_IO+ AXI AXI AXI AXI AXI AXI AXI AXI AXI AXI


### **Step 3: Creating External Connections**

At this point, you have instantiated several AXI slaves that you can access through an external master such as an on-board processor. To connect to an external master controlling these slaves, you will connect the SOO\_AXI interface pin on the AXI Interconnect to an external port.

An interface is a grouping of signals that share a common function, containing both individual signals and multiple buses. By grouping these signals and buses into an interface, the Vivado IP Integrator can identify common interfaces and automatically make multiple connections in a single step. See the *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* (UG994) for more information on interface pins and ports.

1. Right-click the SOO\_AXI interface pin on the AXI Interconnect to open the popup menu and select **Create Interface Port**.





The Create Interface Port dialog box opens, as shown in the following figure.





À Create Interface P	ort		×
Create interface por	t		$\mathbf{\lambda}$
Interface name:	S00_AXI		8
<u>M</u> ode:	SLAVE 🗸		
✓ Connect to see	elected interface S00_	AXI	
Search:			
VLNV		Description	
xiiinx.com:aisp	ay_xxv_etnemet:gt	GT vector interface	~
xilinx.com:disp	lay_xxv_ethernet:sh	Shared Logic Vector Interface	
xilinx.com:disp	lay_xxv_ethernet:st	Statistic Vector Interface	
xilinx.com:disp	lay_xxv_ethernet:us	USER Vector Interface	
xilinx.com:inter	face:acc_fifo_read		
xilinx.com:inter	face:acc_fifo_write		
xilinx.com:inter	face:acc_handshak	Accelerator Handshake Interface	
xilinx.com:inter	face:acemm_rtl:1.0	AMBA ACE Interface	
xilinx.com:inter	face:ahblite_rtl:1.0	AMBA AHB Lite interface	
xilinx.com:inter	face:ahblite_rtl:2.0	AMBA AHB Lite interface	
xilinx.com:inter	face:apb_rtl:1.0		
xilinx.com:inter	face:avalon_rtl:1.0	Altera Avalon Bus Interface	
xilinx.com:inter	face:aximm_rtl:1.0	AMBA AXI Interface	
xilinx.com:inter	face:aximm_tlm:1.0	AMBA AXI Interface	
<			>
$\bigcirc$			_
?		ОК Са	ancel


2. Click **OK** to accept the default settings.

The Vivado IP Integrator adds the external SOO\_AXI interface port to the subsystem design, and automatically connects it to the SOO\_AXI interface pin on the AXI Interconnect core.

On the AXI Interconnect, connect the Clock and the Reset pin to external ports using the Create Port command. Because these are not interface pins, you will not need an interface port to connect them.

3. Right-click the ACLK pin of the AXI Interconnect, and select **Create Port**, as shown in the following figure:





- 4. In the Create Port dialog box, as shown in the following figure, for Frequency (MHz), enter 200, and leave the remaining fields set to the default values.
- 5. Click OK.





🍌 Create Port			×
Create port and conne	ct it to selected pins a	nd ports	$\mathbf{\lambda}$
<u>P</u> ort name:	ACLK		8
<u>D</u> irection:	Input 🗸		
T <u>v</u> pe:	Clock 🗸		
<u>C</u> reate vector:	from	31 🖕 to	0 🌲
Frequency (MHz):	200		8
Interrupt type:	<u>L</u> evel	◯ <u>E</u> dge	
Sensitivity:	Active High	O Active Low	
Connect to 'ACI	<u>-K'</u> selected pin		
?		ОК	Cancel

6. Right-click the **ARESETN** pin of the AXI Interconnect, and select **Create Port**.

The Create Port dialog box opens as seen in the following figure.

- 7. For Polarity, select **Active Low**.
- 8. Click **OK** to accept the default settings.

🍌 Create Port			×
Create port and conne	ct it to selected pins ar	nd ports	4
<u>P</u> ort name:	ARESETN		⊗
Direction:	Input 🗸		
Туре:	Reset 🗸		
<u>Create vector:</u>	from	31 🌲 to	0 🌲
Frequency (MHz):			
Interrupt type:	Level	O Edge	
Polarity:	O Active High	Active Low	
Connect to 'ARE	ESETN' selected pin		
?		ОК	Cancel





**IMPORTANT!** IP Integrator treats an external reset coming into the block design as asynchronous to the clocks. You should always synchronize the external resets with a clock domain in the IP subsystem to help the design meet timing.

You can use a Processor System Reset block (proc\_sys\_reset) to synchronize the reset. The Processing System Reset is a soft IP that handles numerous reset conditions at its input and generates appropriate system reset signals at its output; however, if a clock and a reset are external inputs to the block design, and the reset signal synchronizes externally to the clock, then you need to associate the related clock with the reset. This does not require the Processor System Reset block.

- 9. Double-click the ACLK port to open the Customize Port dialog box.
- 10. A clock is typically associated with a Bus Interface. In this case, we can associate this clock pin to the SOO\_AXI interface. In the Associated Busif field, type SOO\_AXI.
- 11. For the Associated Reset field, enter ARESETN.
- 12. Click OK.

The dialog box looks like the following figure:

🍌 Customize Port	×
intf_clock_v1_0 (1.0)	4
Component Name ACLK	
Frequency (MHz)	200
Phase	0.000
Clk Domain	subsystem_1_ACLK 🛞
Associated Busif	S00_AXI 🛛 🛞
Associated Clken	0
Associated Reset	ARESETN 🙁
Associated Async Reset	0
	OK Cancel

Now you can connect the AXI clock and reset nets to the remaining master and slave clocks and resets of the AXI Interconnect.

13. Place the cursor on top of the  ${\tt SOO\_ACLK}$  pin of the AXI Interconnect.



 $\bigcirc$ 


*Note*: The cursor changes into a pencil indicating that a connection can be made from that pin. Clicking the mouse button here starts a connection on the SOO\_ACLK pin.

14. Click and drag the cursor from the SOO\_ACLK pin to the ACLK port, as shown in the following figure.

**TIP:** You must press and hold down the mouse button while dragging the connection from the *SOO\_ACLK* pin to the *ACLK* port.


As you drag the connection wire, a green checkmark appears on the ACLK port indicating that you can make a valid connection between these points. The Vivado IP Integrator highlights all possible connection points in the subsystem design as you interactively wire the pins and ports.

15. Release the mouse button and Vivado IP Integrator makes a connection between the S00\_ACLK pin and the ACLK port, as shown in the following figure:



16. Repeating the steps outlined above, connect the MOO\_ACLK and the MO1\_ACLK to the ACLK port.

The connections to the AXI Interconnect should now appear as shown in the following figure:




Similarly, connect the reset pins of all the masters and slaves to the ARESETN port.


17. Place the cursor on the SOO\_ARESETN pin, then click and drag the cursor to the ARESETN port, as shown below.



18. Release the mouse button to make the connection.



**19.** Repeat the steps to connect the MOO\_ARESETN and the MO1\_ARESETN pins of the AXI Interconnect to the ARESETN port, as shown in the following figure:



### **Step 4: Customizing IP**

1. Double-click the AXI Interconnect core to open the Re-Customize IP dialog box, as shown in the following figure:




🝌 Re-customize IP							×
AXI Interconnect (2.1	)						4
🚺 Documentation 🛛 📄 IP	Location						
Component Name axi	_interconnect_0						
Top Level Settings	Slave Interfaces	Ма	ster Interfaces				
Number of Slave Interfa	aces		1		~		
Number of Master Inter	faces		5		~		
Interconnect Optimizati	on Strategy		Custom		~		
in width, clock or If a converter IP is configures the co To see which co	int IPs attached to the protocol, a converte s inserted, IP integr priverter to match the nversion IPs have be y' buttons to explore	he ir er IP ator e de een e ins	terfaces of the AXI will automatically 's parameter propa sign. inserted, use the ide the AXI Intercol	Interconn be added agation au IP integrat nnect hiera	ect differ inside the interc tomatically or arhcy.		
Enable Advanced Configuration Options							
					ОК	Can	cel

- 2. From the Top Level Settings Tab, for the Number of Master Interfaces field, select **5** from the drop down menu.
- 3. Leave all the remaining options set to their default values, and click OK.

The Vivado IP integrator re-customizes the AXI Interconnect, changing the number of master interfaces to five, and adding the necessary clock and reset pins to support these new master interfaces, as shown in the following figure:






- Connect all the new clocks to the ACLK port, and the new resets to the ARESETN port. Now you can connect the five slave IP cores to the AXI Interconnect.
- 5. Connect the S\_AXI interface of the AXI BRAM Controller to MOO\_AXI interface of the AXI Interconnect.





6. Connect the  $s_axi_aclk$  and the  $s_axi_aresetn$  pins of the AXI BRAM Controller to the ACLK and ARESETN ports. The following figure shows these connections.




- 7. Using the same steps, connect the remaining slave IP cores in the design to the AXI Interconnect.
- **TIP:** The order of connections between the  $S_{AXI}$  interface pins on the IP slaves and the  $M_{AXI}$  interface pins on the AXI Interconnect does not matter.
  - 8. Click Regenerate Layout on the menu at the top of the banner.



The IP Integrator design canvas should look similar to what shows in the figure below.





At this point, you should save the IP Integrator subsystem design.

9. Click the File  $\rightarrow$  Save Block Design command from the main menu.

## **Step 5: Running Connection Automation**

At this point, there are still some output interface pins that you must connect external to the subsystem design, such as the following:


- UART interface of the AXI UART Lite
- SPI\_0 interface of the AXI Quad SPI
- IIC interface of the AXI IIC

Also, note that the AXI BRAM Controller is not connected to a Block Memory Generator.

IP Integrator offers the Designer Assistance feature to automate certain kinds of connections. For the current subsystem design, you can connect the UART, SPI and IIC interfaces to external ports using connection automation. You can also use the Designer Assistance feature to connect a Block Memory Generator to the BRAM Controller.




1. Click **Run Connection Automation** in the banner at the top of the design canvas.



The Run Connection Automation dialog box opens.

2. Select **All Automation (10 out of 10 selected)** as shown in the following figure. This selects all external interfaces and the BRAM Controller for auto connection.






3. Select and highlight the interfaces, as shown in the following figure, to see a description of the automation that the tool offers as well as any options needed to connect these interfaces.


a ¥ ♦	Description
All Automation (5 out of 5 selected)	Connect BRAM controller to Block Memory Generator.
✓ ♥ # axi_bram_ctrl_0 ♥ ⊕ BRAM_PORTA	Options
BRAM_PORTB	
∨ 🗹 👎 axi_iic_0	Blk_Mem_Gen: Auto V
IIC	
✓ ♥ axi_quad_spi_0	
SPI_0	
✓ ♥ # axi_uartlite_0 ✓ ⊕ UART	

4. Click OK.





5. All the external interfaces connect to I/O ports, and the BRAM Controller connects to the Block Memory Generator, as shown in the following figure:



6. Right-click the newly added spi\_rtl\_0 port to open the popup menu and select the External Interface Properties command.

In the External Interface Properties window, you can change the name of the port if needed. The Vivado IP Integrator automatically assigns the name of the port when connection automation is run. For now, leave the spi\_rtl\_0 port named as it is.

7. Right-click the ext\_spi\_clk pin of the AXI Quad SPI, and select Create Port.

The Create Port dialog box opens as shown in the following figure:




🏊 Create Port						
Create port and connect it to selected pins and ports						
		· · ·				
<u>P</u> ort name:	ext_spi_clk	8				
<u>D</u> irection:	Input 🗸					
T <u>v</u> pe:	Clock ~					
<u>C</u> reate vector:	from	31 🔹 to 0 🜲				
Frequency (MHz):	100	8				
Interrupt type:	• Level	◯ <u>E</u> dge				
Sensitivity:	Active High	O Active Low				
✓ Connect to 'ext_	_spi_clk' selected pin					
?		OK Cancel				

- 8. For the the Frequency (MHz) field, enter 100, if it is not already set, and click **OK**.
- 9. Click the **Regenerate Layout** button  $\mathbb{C}$  to redraw the subsystem design.

The optimized layout of the design should now look similar to the figure below:








# Step 6: Managing Signals with CONCAT and CONSTANT Blocks

Now you will connect the interrupt signals on the various IP slaves to an interrupt controller through a Xilinx Concat block, to concatenate the individual interrupt signals into a bus. The Concat block is a general-purpose block to combine multiple inputs into a single bus output. The individual interrupt signals from different AXI slave cores need to be combined into a bus because the Interrupt Controller takes a bus at its input.

- 1. Right-click the design canvas to open the popup menu and select Add IP.
- 2. In the search field, type concat to find the Xilinx Concat block, and double-click the core.

The Xilinx Concat core is instantiated onto the IP Integrator design canvas, as shown in the following figure:





3. Right-click the **Concat block** to open the popup menu and select **Customize Block**. The Re-customize IP dialog box opens as shown in the following figure:

Concat (2.1)          Documentation     IP Location           Show disabled ports           Component Name xlconcat_0           Component Name xlconcat_0 <th>💫 Re-customize IP</th> <th></th> <th>×</th>	💫 Re-customize IP		×
Show disabled ports          Image: construction of the state of th	Concat (2.1)		4
Ind(0.0) <th>O Documentation 🛛 🕞 IP Location</th> <th></th> <th></th>	O Documentation 🛛 🕞 IP Location		
<pre>wno no Width 1 [1 - 4096] wno no Width 1 [1 - 4096] wno no Width 1 [1 - 4096] wno no Not Width (Auto) Dout Width (Auto) </pre> Out Width (Auto) <pre>Mote: The In0 port is connected to the LSB bits of the output, and the In[Number of Ports - 1] input port is connected to the MSB bits of the output.</pre>	Show disabled ports	Component Name xlconcat_0	
<ul> <li>In0[0:0]</li> <li>In1[0:0]</li> <li>In1[0:0]</li> <li>In2[0:0]</li> <li>In3[0:0]</li> <li>In3[0:0]&lt;</li></ul>		Number of Ports 4	
<pre>wro ln2 Width 1 [1 - 4096] wro ln3 Width 1 [1 - 4096] wro ln3 Width 1 [1 - 4096] wro ln3 Width 1 [1 - 4096] Dout Width (Auto) 4 NOTE: The ln0 port is connected to the LSB bits of the output, and the ln[Number of Ports - 1] input port is connected to the MSB bits of the output.</pre>		auto In0 Width 1 [1 - 4096]	
<ul> <li>In0[0:0]</li> <li>In1[0:0]</li> <li>In2[0:0]</li> <li>In3[0:0]</li> <li>In3[0:0]&lt;</li></ul>		auto In1 Width 1 [1 - 4096]	
Dout Width (Auto) 4 NOTE: The In0 port is connected to the LSB bits of the output, and the In[Number of Ports - 1] input port is connected to the MSB bits of the output.		Auto In2 Width 1 [1 - 4096]	
<ul> <li>In2[0:0]</li> <li>In3[0:0]</li> <li>Dout Width (Auto)</li> <li>NOTE: The In0 port is connected to the LSB bits of the output, and the In[Number of Ports - 1] input port is connected to the MSB bits of the output.</li> </ul>	- In0[0:0]	млю In3 Width 1 [1 - 4096]	
In3[0:0]     Dout Width (Auto) 4     NOTE: The In0 port is connected to the LSB bits of the output, and the In[Number of Ports - 1] input port is connected to the MSB bits of the output.	dout[3:0]		
NOTE: The In0 port is connected to the LSB bits of the output, and the In[Number of Ports - 1] input port is connected to the MSB bits of the output.			
NOTE: The In0 port is connected to the LSB bits of the output, and the In[Number of Ports - 1] input port is connected to the MSB bits of the output.			
the In[Number of Ports - 1] input port is connected to the MSB bits of the output.		Dout Width (Auto) 4	
the In[Number of Ports - 1] input port is connected to the MSB bits of the output.			
			tput.
OK Cancel			
OV Cancel			
OK Cancel		ОК	Cancel

4. For the Number of Ports field, enter 4, and click the mouse in the InO Width field to accept the change.

The dialog box is updated to reflect the new number of input ports. Three ports are needed to connect the interrupt pins on the various slave IP blocks into the Interrupt Controller. You will use the fourth port to demonstrate tying a signal high or low with the Constant block.

5. Click OK.

 $\bigcirc$ 

Now connect the interrupt signals of the AXI slaves to the Concat block to create an interrupt bus.

- **TIP:** To pull signals out of a bus, use the Slice block instead of the Concat block.
- 6. Place the cursor on top of the interrupt pin of the AXI UART Lite.


*Note*: The cursor changes into a pencil indicating that a connection can be made from that pin.

7. Click and drag the cursor from the interrupt pin to an input pin on the Concat block, as shown in the following figure.



As you drag the connection wire, a green checkmark appears on the Input port indicating that a valid connection can be made between these points.

- 8. Release the mouse button and Vivado IP Integrator makes a connection between the pins.
- 9. Connect the interrupt pins on the AXI IIC block and the AXI Quad SPI block to input pins on the Concat block, using the same process.



At this point, you have connected the interrupt signals to the Concat block, and there is a remaining unconnected input pin. You could re-customize the block to include only the required number of inputs. For this tutorial, you will use the Constant block to tie the extra input down instead.

10. On the design canvas, right-click and select Add IP.

The IP catalog opens.

11. In the search field, type cons to find the Xilinx Constant block, and double-click the core in the IP catalog.

The Xilinx Constant block is instantiated into the subsystem design.

- 12. Relocate the block as needed to be close to the Concat block.
- 13. Click and drag the cursor from the output pin on the Constant block, and connect it to the dangling fourth input pin on the Concat block.



As you drag the connection wire, a green checkmark appears on the input pin indicating that a valid connection can be made between these points.

14. Release the mouse button and Vivado IP Integrator makes a connection between the pins.

Double-clicking any of the interrupt pins on the various AXI slaves shows that by default they are active-High, or triggered on the rising edge. In this case, you must use the Constant block to tie down the fourth input on the Concat block to prevent needless interrupt.

15. Double-click the Constant block to re-customize the IP.

The Re-customize IP dialog box opens, as shown in the following figure.

16. For the Const Val field, enter 0, as shown in the following figure, and click OK.

🍌 Re-customize IP		×
Constant (1.1)		A
🟮 Documentation 🛛 📄 IP Loca	ation	
Show disabled ports	Component Name xlconstant_0	
dout[0:0]	Const Width 1 (1 - 4096) Const Val 0 (2 )	
	OK Can	cel


The fourth input of the Concat block is no longer floating. Now you can connect the concatenated interrupt signals from the Concat block to the Interrupt Controller.

- 17. Click and drag the cursor from the output pin on the Concat block, dout [3:0], and connect it to the intr[0:0] pin of the Interrupt Controller block.
- 18. Click the **Regenerate Layout** button <sup>C</sup> to redraw the subsystem design.

The optimized layout of the design should now look similar to the following figure:



 $\bigcirc$ 



*Note*: The 1-bit bus width of the interrupt signal on the Interrupt Controller block does not match the 4-bit signal width from the Concat block. The Vivado tools correct this automatically during design validation.

**TIP:** When you instantiate an Interrupt Controller block, the interrupt port by default is 1-bit. During design validation, parameter propagation passes the width of the output signal from the Concat block to the input signal of the Interrupt Controller, and the port width on the interrupt controller changes automatically.

19. Right-click the **interrupt pin** of the Interrupt Controller to open the popup menu, and select **Make External**.

This connects the interrupt output pin to an output port that is outside the IP subsystem design, to a processor for example.

All the interrupts on the Interrupt Controller have a priority that is determined based on the order of connection to the Concat block. Bit-0 of the interrupt bus has the highest priority.

When the interrupt port goes high, or active, the processor determines which slave is causing the interrupt. Multiple interrupts are handled according to their priority.

20. Click the File  $\rightarrow$  Save Block Design command from the main menu.



 $\bigcirc$ 

### **Step 7: Using the Address Editor**

For various memory mapped master and slave interfaces, IP Integrator follows the industry standard IP-XACT data format for capturing memory requirements and capabilities of endpoint masters and slaves. This section provides an overview of how IP Integrator models address information on a memory-mapped slave.

Master interfaces have address spaces, or address\_space objects. Slave interfaces have an address\_space container called a memory map to map the slave to the address space of the associated master. Typically, these memory maps are named after the slave interface pins, for example S\_AXI, though that is not required.

The memory map for each slave interface pin contains address segments, or address\_segment objects. These address segments correspond to the address decode window for that slave. A typical AXI4-Lite slave will have only one address segment, representing a range of addresses. However, some slaves, like a bridge, will have multiple address segments or a range of addresses for each address decode window.

When you map a slave to the master address space, a master address\_segment object is created, mapping the address segments of the slave to the master. The Vivado IP Integrator can automatically assign addresses for all slaves in the design. However, you can also manually assign the addresses using the Address Editor. In the Address Editor, you see the address segments of the slaves, and can map them to address spaces in the masters.

**TIP:** The Address Editor tab only appears if the subsystem design contains an IP block that functions as a bus master. In the tutorial design, the external processor connecting through the AXI Interconnect is the bus master.

1. Click the Address Editor tab to show the memory map of all the slaves in the design.

*Note*: If the Address Editor tab is not visible then select **Window**  $\rightarrow$  **Address Editor** from the main menu.

Address Editor					? _ D @ X
Q ≚ ≑ ⊯					•
Cell	Slave Interface	Slave Segment	Offset Address	Range	High Address
External Masters					
✓	ts:0x00000000[4	4G ])			
<ul> <li>Unmapped Slaves (</li> </ul>	5)				
🚥 axi_uartlite_0	S_AXI	Reg			
🚥 axi_quad_spi_0	AXI_LITE	Reg			
🚥 axi_iic_0	S_AXI	Reg			
🚥 axi_intc_0	s_axi	Reg			
🚥 axi_bram_ctrl_0	S_AXI	Mem0			

2. Right-click anywhere in the Address Editor and select Auto Assign Address.



This command maps slave address segments to master address spaces, thereby creating address segments in the master. You can change these automatic addresses later by clicking in the corresponding column and changing the values.

Alternatively, you can also click on the Auto Assign Address button, on the block design canvas toolbar to automatically assign the addresses.

The Auto Assign Address dialog box is displayed.

3. Click OK.

The Address Editor should now look like the following figure:

Address Editor ? _ D 2 ×							
Cell	Slave Interface	Slave Segment	Offset Address	Range	High Address		
External Masters							
S00_AXI (32 address)	bits : 0x00000000 [ 4	4G ])					
axi_bram_ctrl_0	S_AXI	Mem0	0xC000_0000	8K -	0xC000_1FFF		
axi_iic_0	S_AXI	Reg	0x4080_0000	64 👻	0x4080_FFFF		
axi_intc_0	s_axi	Reg	0x4120_0000	64 👻	0x4120_FFFF		
🚥 axi_quad_spi_0	AXI_LITE	Reg	0x44A0_0000	64 👻	0x44A0_FFFF		
🚥 axi_uartlite_0	S_AXI	Reg	0x4060_0000	64 🔹	0x4060_FFFF		

4. Change the size of the address segments for the AXI BRAM Controller core.

Click the **Range** column, and select **64K** from the drop-down menu, shown in the following figure:

Diagram × Address Editor	×				
Q ≭ ♦ 📾					
Cell	Slave Interface	Slave Segment	Offset Address	Range	High Address
External Masters					
🗸 🔣 SOO_AXI (32 address b	its : 0x00000000 [ 4	4G ])			
🎟 axi_bram_ctrl_0	S_AXI	Mem0	0xC000_0000	8К 🗸	0xC000_1FFF
···· axi_iic_0	S_AXI	Reg	0x4080_0000	8К ^	0x4080_FFFF
🚥 axi_intc_0	s_axi	Reg	0x4120_0000	16K	0x4120_FFFF
🎟 axi_quad_spi_0	AXI_LITE	Reg	0x44A0_0000	32K	0x44A0_FFFF
🚥 axi_uartlite_0	S_AXI	Reg	0x4060_0000	64K 💦	0x4060_FFFF
				128K	
				256K	
				512K	
				1M	

5. Select the **Diagram** tab, to return to the IP Integrator design canvas.




### **Step 8: Validating the Design**

1. From the menu at the top of the IPI design canvas, run the IP subsystem design rule checks (DRCs) by clicking the Validate Design button ☑.

The Validate Design dialog box opens, and validation should be successful.

- 2. Click OK.
- 3. Examine the interrupt bus width on the Interrupt Controller block.

Notice, as shown in the following figure, that the width now matches the width of the bus signal coming from the Concat block. Parameter propagation has allowed the bus width to propagate through the subsystem design as needed.



At this point, you should save the IP Integrator subsystem design again.

4. Select File  $\rightarrow$  Save Block Design command from the main menu to save the design.


### Step 9: Creating and Implementing the Top-Level Design

With the IP subsystem design completed and validated, you need to prepare it for inclusion into the top-level HDL design. The subsystem can be included as a module or block in the top-level design, or may be the only block in the top-level design. In either case, you need to generate the HDL files for the subsystem design.



1. In the Sources window, right-click the top-level subsystem design, **subsystem\_1**, and select **Generate Output Products**.

This command generates the source files for the IP cores used in the subsystem design, and any related constraints file.



The Generate Output Product dialog box opens, as shown in the figure below, to regenerate the various output products associated with the subsystem design.

The Vivado IP Integrator lets you choose how to handle the synthesis of the block design. The three Synthesis Options include:

- **Global:** Synthesizes the block design as part of the top-level project rather than as an out-of-context block.
- **Out-of-Context per IP:** Synthesizes each IP in the block design separately, out-of-context of the block design or the top-level design. This prevents each IP from being synthesized unnecessarily but requires updating and re-synthesizing each IP when it is updated.
- **Out-of-context per Block Design:** Synthesizes the entire block design at one time, but out-of-context from the global or top-level design. This prevents the block design from being synthesized unnecessarily when the top-level design is synthesized but requires updating and re-synthesizing the block design when any of the IP in it are updated.



A Generate Output Products ×
The following output products will be generated.
Preview
Q 素 ♦
✓ ∴ ■ subsystem_1.bd (OOC per IP)
Synthesis
Implementation
Simulation
Hw_Handoff
Synthesis Options
O <u>G</u> lobal
Out of context per IP
Out of context per <u>B</u> lock Design
Run Settings
Number of jobs: 4
Apply     Generate     Cancel

- 2. Leave the default selection of Out of context per IP.
- 3. Click Generate to generate all output products.

Alternatively, you can click **Generate Block Design** in the Flow Navigator, under the IP Integrator drop-down menu.


The Generate Output Products dialog box opens to confirm the output products are generated.

- 4. Click OK.
- 5. The Out-of-context (OOC) runs for each IP in the design launch, shown in the Design Runs tab below. OOC runs can take a few minutes to finish.



Design Runs					?	_ □	₽×
$Q \mid \underbrace{\star} \mid \diamondsuit \mid I \Subset \mid \ll \mid \blacktriangleright$	> +	%					
Name	Constraints	Status	WNS	TNS	WHS	THS	TP
✓ ▷ synth_1 (active)	constrs_1	Not started					-
▷ impl_1	constrs_1	Not started					
✓							
C subsystem_1		Running Submodule Runs					
C subsystem_1_axi_q	subsyste	Running synth_design					
🗸 subsystem_1_axi_ii	subsyste	synth_design Complete!					
✓ subsystem_1_axi_u	subsyste	synth_design Complete!					
✓ subsystem_1_axi_b	subsyste	synth_design Complete!					
C subsystem_1_axi_in	subsyste	Running synth_design					
C subsystem_1_xbar	subsyste	Running synth_design					
C subsystem_1_axi_b	subsyste	Running synth_design					
Subsystem_1_xlcon	subsyste	Queued					
⊠ subsystem_1_xlcon	subsyste	Queued					
Subsystem_1_auto	subsyste	Queued					
<							>

6. After the Out-of-context runs are finished, in the Sources window, right-click the top-level subsystem design, **subsystem\_1**, and select **Create HDL Wrapper**.



The Create HDL Wrapper dialog box opens, and offers two choices:

#### • Copy generated wrapper to allow user edits:

Choose this option if you will modify the wrapper file. Often a block design is a subset of an overall project.

In cases like these, you might need to edit the wrapper file and instantiate other design components in the wrapper. If the I/O interface of the block design changes in any manner, you must manually update the wrapper file to reflect those changes. The wrapper file created using this method is written to the cproject\_name>.srcs/sources\_1/imports/hdl directory.

- Let Vivado manage wrapper and auto-update: Choose this option if you want the Vivado IDE to generate and update the wrapper file as needed. The wrapper file created using this method is automatically updated every time output products for the block design are generated, to reflect the latest changes. The wrapper file is written to the cproject\_name>.srcs/sources\_1/bd/<bd\_name>/hdl directory.
- 7. Select the default option, **Let Vivado manage wrapper and auto-update**, as shown in the following figure:



🍌 Crea	ate HDL Wrapper	×
	n either add or copy the HDL wrapper file to the project. py option if you would like to modify this file.	4
Optio	ns	_
	O Copy generated wrapper to allow user edits	
	$\textcircled{\begin{subarray}{c} \bullet \end{subarray}} \underline{L} et Vivado manage wrapper and auto-update$	
?	OK	el

8. Click OK.

The Vivado IDE creates a top-level HDL wrapper for the subsystem\_1 block design and adds it to the design sources.

With the top-level HDL source added to the project, you must now add design constraints to the project prior to implementation.

- 9. From the Flow Navigator, click Add Sources.
- 10. Select the Add or Create Constraints option and click Next.

The Add Sources dialog box opens as seen in the following figure.

11. In the Add or Create Constraints dialog box, click + . Select Add Files or click the Add Files button .

Add Sources	
Add or Create Constraints Specify or create constraint files for physical and timing constraint to add to your project.	
Specify constraint set: 🔤 constrs_1 (active)	
cify or create constraint files for physical and timing constraint d to your project.  Specify constraint set:  Constrs_1 (active)	
Constraint File Location	
top_ipi.xdc C:\Temp\project_IPI\extract_directory	

The Add Constraints Files dialog box opens.



- 12. Select top\_ipi.xdc file in <Extract\_Dir>, and click OK.
- 13. In the Add or Create Constraints dialog box, make sure that Copy constraints files into project is selected.
- 14. Click Finish to add the constraints to the project.

You are now ready to synthesize, implement, and generate the bitstream for the top-level design.


15. In the Flow Navigator, click Generate Bitstream.

With a single click, this will complete all the steps needed to synthesize, implement, and generate the bitstream for the design.

The No Implementation Results Available dialog box opens as seen in the following figure:

No Imp	lementation Results Available		×
?	There are no implementation results available implementation? 'Generate Bitstream' will auto and implementation completes.		
	on't show this dialog again		
		<u>Y</u> es	<u>N</u> o

- 16. Click Yes.
- 17. The Launch Runs dialog box pops up where you can specify various options for launching the runs.
- 18. Click OK.
- 19. After the Vivado Design Suite generates the bitstream, the Bitstream Generation Completed dialog box opens, as shown in the following figure:





- 20. Click **OK**.
- 21. Verify that the design meets timing by looking at the Timing window as seen in the following figure:

Timing						?	
Q   ≚   ≑   ●		Design Timing Summary					
General Information Timer Settings	î	Setup		Hold		Pulse Width	
Design Timing Summary	ш	Worst Negative Slack (WNS):	0.786 ns	Worst Hold Slack (WHS):	0.041 ns	Worst Pulse Width Slack (WPWS):	1.732 ns
Clock Summary (2)		Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Check Timing (187)		Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Intra-Clock Paths		Total Number of Endpoints:	7363	Total Number of Endpoints:	7347	Total Number of Endpoints:	3660
>  Inter-Clock Paths  Other Path Groups		All user specified timing constraints are met.					
Timing Summary - impl_1 (saved)							

 $\bigcirc$ 

**TIP:** The Timing Summary also reports warnings related to the lack of input and output delays for the primary input and output ports of the design. You can add these delays as design constraints using the  $set\_input\_delay$  and  $set\_ouptut\_delay$  commands. See this link in the Vivado Design Suite User Guide: Using Constraints (UG903) for more information on setting input and output delays.

## Conclusion

This tutorial walked you through creating a simple IP Integrator subsystem design by instantiating common peripherals and local memory cores and connecting them through an AXI Interconnect. You then took the completed subsystem design into a top-level HDL design for implementation in the Vivado Design Suite. This tutorial gave you hands-on experience and a basic understanding of many of the features of the Vivado IP Integrator.





### Appendix A

# Additional Resources and Legal Notices

### **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

### **Documentation Navigator and Design Hubs**

Xilinx<sup>®</sup> Documentation Navigator (DocNav) provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

- From the Vivado<sup>®</sup> IDE, select Help → Documentation and Tutorials.
- On Windows, select Start → All Programs → Xilinx Design Tools → DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In DocNav, click the **Design Hubs View** tab.
- On the Xilinx website, see the Design Hubs page.

*Note:* For more information on DocNav, see the Documentation Navigator page on the Xilinx website.

### References

These documents provide supplemental material useful with this guide:

Send Feedback



- 1. Vivado Design Suite User Guide: Release Notes, Installation, and Licensing (UG973)
- 2. Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994)
- 3. Vivado Design Suite User Guide: Using Constraints (UG903)

### **Please Read: Important Legal Notices**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https:// www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

### AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.



### Copyright

© Copyright 2019 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

