

# **Vivado Design Suite Tutorial**

## **Programming and Debugging**

UG936 (v2019.2) December 10, 2019





# **Revision History**

The following table shows the revision history for this document.

Section	Revision Summary		
12/10/2019 Version 2019.2			
General updates.	Updated for Vivado 2019.2		
5/22/2019 Version 2019.1			
General updates.	Editorial updates only. No technical content changes.		





# Table of Contents

Revision History	2
Chapter 1: Debugging in Vivado Tutorial Objectives Getting Started	<b>5</b> 5
Chapter 2: Lab 1: Using the Netlist Insertion Method to Debug	j a
Design	11
Step 1: Creating a Project with the Vivado New Project Wizard	11
Step 2: Synthesizing the Design	12
Step 3: Probing and Adding Debug IP	13
Step 4: Implementing and Generating Bitstream	21
Chapter 3: Lab 2: Using the HDL Instantiation Method to Debu	ıg
a Design	22
Step 1: Creating a Project with the Vivado New Project Wizard	
Step 2: Synthesize Implement and Generate Bitstream	
Chapter 4: Lab 3: Using a VIO Core to Debug a Design in Vivad	0
Design Suite	25
Step 1: Creating a Project with the Vivado New Project Wizard	26
Step 2: Synthesize, Implement, and Generate the Bitstream	30
Chapter 5: Lab 4: Using the Synplify Pro Synthesis Tool and	
Vivado Design Suite to Debug a Design	32
Step 1: Create a Synplify Pro Project	32
Step 2: Synthesize the Synplify Project	
Step 3: Create DCPs for the Black Box Created in Synplify Pro	39
Step 4: Create a Post Synthesis Project in Vivado IDE	39
Step 5: Add More Debug Nets to the Project	40
Step 6: Implementing the Design and Generating the Bitstream	43



Chapter 6: Lab 5: Using the Vivado Logic Analyzer to Debug Hardware
Step 1: Verifying Operation of the Sine Wave Generator
Chapter 7: Lab 6: Using the ECO Flow to Replace Debug Probes Post Implementation
Chapter 8: Lab 7: Debugging Designs Using the Incremental
Compile Flow
Procedure
Step 1: Opening the Example Design and Adding a Debug Core
Step 2: Compiling the Reference Design91
Step 3: Create New Runs
Step 4: Making Incremental Debug Changes
Step 5: Running Incremental Compile97
Conclusion
Chapter 9: Lab 8: Using the Vivado Serial Analyzer to Debug
Serial Links100
Design Description100
Step 1: Creating, Customizing, and Generating an IBERT Design
Step 2: Adding an IBERT core to the Vivado Project102
Step 3: Synthesize, Implement and Generate Bitstream for the IBERT design108
Step 4: Interact with the IBERT core using Serial I/O Analyzer
Chapter 10: Lab 9: Using the Vivado ILA Core to Debug JTAG-AXI
Transactions126
Design Description126
Step 1: Creating a new Vivado Project and Generating the IP Integrator Design with JTAG-to-AXI and System ILA
Step 2: Program the KC705 Board and Interact with the JTAG to AXI Master Core 140
Step 3: Using ILA Advanced Trigger Feature to Trigger on an AXI Read Transaction 146
Appendix A: Additional Resources and Legal Notices
Allinx Resources
Documentation Navigator and Design Hubs
Flease Read. Important Legal Notices



## Chapter 1

# Debugging in Vivado Tutorial

This document contains a set of tutorials designed to help you debug complex FPGA designs. The first four labs explain different kinds of debug flows that you can chose to use during the course of debug. These labs introduce the Vivado® Design Suite debug methodology recommended to debug your FPGA designs. The labs describe the steps involved in taking a small RTL design and the multiple ways of inserting the Integrated Logic Analyzer (ILA) core to help debug the design. The fifth lab is for debugging high-speed serial I/O links in the Vivado tool. The sixth lab is for debugging JTAG-AXI transactions in the Vivado tool. The first four labs converge at the same point when connected to a target hardware board.

Example RTL designs are used to illustrate overall integration flows between the Vivado logic analyzer, ILA, and the Vivado Integrated Design Environment (IDE). To be successful using this tutorial, you should have some basic knowledge of the Vivado tool flow.

Ż

**TRAINING:** Xilinx provides training courses that can help you learn more about the concepts presented in this document. Use these links to explore related courses:

- Designing FPGAs Using the Vivado Design Suite 1
- Designing FPGAs Using the Vivado Design Suite 2
- Designing FPGAs Using the Vivado Design Suite 3
- Designing FPGAs Using the Vivado Design Suite 4
- Vivado Design Suite User Guide: Programming and Debugging (UG908)

### Objectives

These tutorials:

- Show you how to take advantage of integrated Vivado<sup>®</sup> logic analyzer features in the Vivado design environment that make the debug process faster and simpler.
- Provide specifics on how to use the Vivado IDE and the Vivado logic analyzer to debug common problems in FPGA logic designs.
- Provide specifics on how to use the Vivado Serial I/O Analyzer to debug high-speed serial links.



After completing this tutorial, you will be able to:

- Validate and debug your design using the Vivado Integrated Design Environment (IDE) and the Integrated Logic Analyzer (ILA) core.
- Understand how to create an RTL project, probe your design, insert an ILA core, and implement the design in the Vivado IDE.
- Generate and customize an IP core netlist in the Vivado IDE.
- Debug the design using Vivado logic analyzer in real-time, and iterate the design using the Vivado IDE and a KC705 Evaluation Kit Base Board that incorporates a Kintex®-7 device.
- Analyze high-speed serial links using the Serial I/O Analyzer.

#### **Getting Started**

#### **Setup Requirements**

Before you start this tutorial, make sure you have and understand the hardware and software components needed to perform the labs included in this tutorial.

#### Software

Vivado<sup>®</sup> Design Suite 2019.2

#### Hardware

- Kintex<sup>®</sup>-7 FPGA KC705 Evaluation Kit Base Board
- Digilent Cable
- Two SMA (Sub-miniature version A) cables







#### Figure 1: KC705 Board Showing Key Components

X14686

#### **Tutorial Design Components**

Labs 1 through 4 include:

- A simple control state machine
- Three sine wave generators using AXI4-Stream interface, native DDS Compiler
- Common push buttons (GPIO\_BUTTON)
- DIP switches (GPIO\_SWITCH)
- LED displays (GPIO\_LED) VIO Core (Lab 3 only)
- **Pushbutton Switches:** Serve as inputs to the de-bounce and control state machine circuits. Pushing a button generates a high-to-low transition pulse. Each generated output pulse is used as an input into the state machine.
- DIP Switch: Enables or disables a de-bounce circuit.
- **De-bounce Circuit:** In this example, when enabled, provides a clean pulse or transition from high to low. Eliminates a series of spikes or glitches when a button is pressed and released.
- Sine Wave Sequencer State Machine: Captures and decodes input from the two push buttons. Provides sine wave selection and indicator circuits, sequencing among 00, 01, 10, and 11 (zero to three).
- **LED Displays:** GPIO\_LED\_0 and GPIO\_LED\_1 display selection status from the state machine outputs, each of which represents a different sine wave frequency: high, medium, and low.



Lab 5 includes:

- An IBERT core
- A top-level wrapper that instantiates the IBERT core.

#### **Board Support and Pinout Information**

#### Table 1: Pinout Information for the KC705 Board

Pin Name	Pin Location	Description
CLK_N	AD11	Clock
CLK_P	AD12	Clock
GPIO_BUTTONS[0]	AA12	Reset
GPIO_BUTTONS[1]	AG5	Sine Wave Sequencer
GPIO_SWITCH	Y28	De-bounce Circuit Selector
LEDS_n[0]	AB8	Sine Wave Selection[0]
LEDS_n[1]	AA8	Sine Wave Selection[1]
LEDS_n[2]	AC9	Reserved
LEDS_n[3]	AB9	Reserved

#### **Design Files**

- 1. In your C: drive, create a folder called /Vivado\_Debug.
- 2. Download the Reference Design Files from the Xilinx website.

**CAUTION!** The tutorial and design files may be updated or modified between software releases. You can download the latest version of the material from the Xilinx website.

- 3. Unzip the tutorial source file to the /Vivado\_Debug folder. There are six labs that use different methodologies for debugging your design. Select the appropriate lab and follow the steps to complete them.
- Lab 1: This lab walks you through the steps of marking nets for debug in HDL as well as the post-synthesis netlist (Netlist Insertion Method). Following are the required files:
  - debounce.vhd
  - fsm.vhd
  - sinegen.vhd
  - sinegen\_demo.vhd
  - sine\_high/sine\_high.xci
  - sine\_low/sine\_low.xci
  - sine\_mid/sine\_mid.xci



- sinegen\_demo\_kc705.xdc
- Lab 2: This lab goes over the details of marking nets for debug in the source HDL (HDL instantiation method) as well as instantiating an ILA core in the HDL. Following are the required files:
  - debounce.vhd
  - fsm.vhd
  - sinegen.vhd
  - sinegen\_demo\_inst.vhd
  - ila\_0/ila\_0.xci
  - sine\_high/sine\_high.xci
  - sine\_low/sine\_low.xci
  - sine\_mid/sine\_mid.xci
  - sinegen\_demo\_kc705.xdc
- Lab 3: You can test your design even if the hardware is not physically accessible, using a VIO core. This lab walks you through the steps of instantiating and customizing a VIO core that you will hook to the I/Os of the design. Following are the required files:
  - debounce.vhd
  - fsm.vhd
  - sinegen.vhd
  - sinegen\_demo\_inst\_vio.vhd
  - sine\_high/sine\_high.xci
  - sine\_low/sine\_low.xci
  - sine\_mid/sine\_mid.xci
  - ila\_0/ila\_0.xci
  - sinegen\_demo\_kc705.xdc
- Lab 4: Nets can also be marked for debug in a third-party synthesis tool using directives for the synthesis tool. This lab walks you through the steps of marking nets for debug in the Synplify tool and then using Vivado<sup>®</sup> to perform the rest of the debug. Following are the required files:
  - debounce.vhd
  - fsm.vhd
  - sign\_high.dcp
  - sign\_low.dcp



- sine\_mid.dcp
- sine\_high.xci
- sine\_low.xci
- sine\_mid.xci
- sinegen.edn
- sinegen\_synplify.vhd
- synplify\_1.sdc
- synplify\_1.fdc
- sinegen\_demo\_kc705.xdc
- Lab 5: Take designs created from Lab 1, Lab 2, Lab 3, and Lab 4 and load them onto the KC705 board.
- Lab 6: Enhance post implementation debugging by using the ECO flow to replace debug probes.
- Lab 7: Use the Incremental Compile flow to enable faster debugging flows. Using the results from a previous implementation run, this flow allows you to make debug modifications and rerun implementation.
- Lab 8: Debug high-speed serial I/O links using the Vivado Serial I/O Analyzer. This lab uses the Vivado IP example design.
- Lab 9: Use Vivado ILA core to debug JTAG-to-AXI transactions. This lab uses the Vivado IP example design.

#### **Connecting the Boards and Cables**

- 1. Connect the Digilent cable from the Digilent cable connector to a USB port on your computer.
- 2. Connect the two SMA cables (for lab 5 only) as follows:
  - a. Connect one SMA cable from J19 (TXP) to J17 (RXP).
  - b. Connect the other SMA cable from J20 (TXN) to J66 (RXN).

The relative locations of SMA cables on the board are shown in Setup Requirements.



# 

# Lab 1: Using the Netlist Insertion Method to Debug a Design

In this lab, you will mark signals for debug in the source HDL as well as the post synthesis netlist. Then you will create an Integrated Logic Analyzer (ILA) core and take the design through implementation. Finally, you will use the Vivado<sup>®</sup> tool to connect to the KC705 target board and debug your design with the Vivado Integrated Logic Analyzer.

### Step 1: Creating a Project with the Vivado New Project Wizard

To create a project, use the New Project wizard to name the project, to add RTL source files and constraints, and to specify the target device.

- 1. Invoke the Vivado<sup>®</sup> IDE.
- 2. In the Getting Started page, click **Create Project** to start the New Project wizard. Click **Next**.
- 3. In the Project Name page, name the new project proj\_netlist and provide the project location (C:/Vivado\_Debug). Ensure that Create Project Subdirectory is selected and click Next.
- 4. In the Project Type page, specify the type of project to create as RTL Project. Click Next.
- 5. In the Add Sources page:
  - a. Set Target Language to VHDL.
  - b. Click the "+" sign, and then click Add Files.
  - c. In the Add Source Files dialog box, navigate to the /src/lab1 directory.
  - d. Select all VHD source files, and click OK.
  - e. Verify that the files are added, and Copy Sources into project is selected.
- 6. Click Add.
- 7. In the Add Directories dialog box, navigate to the /src/lab1 directory.
- 8. Select sine\_high, sine\_low, and sine\_mid directories and click Select.
- 9. Verify that the directories are added. Click Next.



- 10. In the Add Constraints dialog box, click the "+" sign, and then click Add Files.
- 11. Navigate to /src/lab1 directory and select sinegen\_demo\_kc705.xdc. Click Next.
- 12. In the Default Part dialog box, specify the **xc7k325tffg900-2** part for the KC705 platform. You can also select **Boards** and then select **Kintex-7 KC705 Evaluation Platform**. Click **Next**.
- 13. Review the New Project Summary page. Verify that the data appears as expected, per the steps above, and click **Finish**.

Note: It could take a moment for the project to initialize.

## Step 2: Synthesizing the Design

1. In the Project Manager, click Settings as shown in the following figure.



**IMPORTANT!** As an optional step, in the Settings dialog box, select Synthesis from the left and change flatten hierarchy to none. The reason for changing this setting to none is to prevent the synthesis tool from performing any boundary optimizations for this tutorial.

 $\Rightarrow$ 



2. In the Vivado<sup>®</sup> Flow Navigator, expand the Synthesis drop-down list, and click **Run Synthesis**. In the Launch Runs dialog box, accept all of the default settings (Launch runs on local host), and click **OK**.

*Note*: When synthesis runs, a progress indicator appears, showing that synthesis is occurring. This could take a few minutes.

3. In the Synthesis Completed dialog box, click **Cancel** as shown in the following figure. You will implement the design later.

Synthesis Completed	×			
Synthesis successfully completed.				
• Run Implementation				
Open Synthesized Design				
◯ <u>V</u> iew Reports				
Don't show this dialog again				
OK Cance	I			

## **Step 3: Probing and Adding Debug IP**

To add a Vivado<sup>®</sup> ILA core to the design, take advantage of the integrated flows between the Vivado IDE and Vivado logic analyzer.

In this step, you will accomplish the following tasks:

- Add debug nets to the project.
- Run the Set Up Debug wizard.
- Implement and open the design.
- Generate the bitstream.

#### Adding Debug Nets to the Project

Following are some ways to add debug nets using the Vivado<sup>®</sup> IDE:





- Add MARK\_DEBUG attribute to HDL files.
  - VHDL:

```
attribute mark_debug : string;
attribute mark_debug of sine : signal is "true";
attribute mark_debug of sineSel : signal is "true";
```

• Verilog:

```
(* mark_debug = "true" *) wire sine;
(* mark_debug = "true" *) wire sineSel;
```

This method lets you probe signals at the HDL design level. This can prevent optimization that might otherwise occur to that signal. It also lets you pick up the signal tagged for post synthesis, so you can insert these signals into a debug core and observe the values on this signal during FPGA operation. This method gives you the highest probability of preserving HDL signal names after synthesis.

• Right-click and select Mark Debug or Unmark Debug on a synthesized netlist.

This method is flexible since it allows probing the synthesized netlist in the Vivado IDE and allows you to add/remove MARK\_DEBUG attributes at any hierarchy in the design. In addition, this method does not require HDL source modification. However, there may be situations where synthesis may not preserve the signals due to netlist optimization involving absorption or merging of design structures.

• Use a Tcl prompt to set the MARK\_DEBUG attribute on a synthesized netlist.

set\_property mark\_debug true [get\_nets -hier [list {sine[\*]}]]

This applies the MARK\_DEBUG on the current, open netlist.

This method is flexible since you can turn MARK\_DEBUG on and off by modifying the Tcl command. In addition, this method does not require HDL source modification. However, there may be situations where synthesis does not preserve the signals due to netlist optimization involving absorption or merging of design structures.

In the following steps, you learn how to add debug nets to HDL files and the synthesized design using Vivado IDE.

**TIP:** Before proceeding, make sure that the Flow Navigator on the left panel is enabled.

Use Ctrl-Q to toggle it off and on.

 $\bigcirc$ 

1. In the Flow Navigator under the Synthesis drop-down list, click **Open Synthesized Design** as shown in the following figure.







- 2. In the Window drop-down menu, select **Debug**. When the Debug window opens, click the window if it is not already selected.
- 3. Expand the Unassigned Debug Nets folder. The following figure shows those debug nets that were tagged with MARK\_DEBUG attributes in sinegen\_demo.vhd.

62 Add mark_debug attributes to	show debug nets i	in the synthesized netlist
63 attribute mark_debug : string;		
64 attribute mark_debug of GPIO_BUT	CONS_db : signal	is "true";
65 attribute mark_debug of GPIO_BUT	CONS_dly : signal	is "true";
60 , attribute mark_debug of GPIO_BOI.	. eignel is "tw	1s "true";
68 !	. Signai is cit	
69		
70 🖕 component sinegen		
71 port		
72 (		
73 clk : in std_logic;		
74 reset : in std_logic; 75 sel : in std_logic weet	m/1 doumto 0).	
76 sine : out std logic vecto	or(19 downto 0);	
77 ; );	1 (15 000000 0)	
78		
79 🖕 end component;		
Tcl Console Messages Log Repo	rts Design Run	is Debug ×
Q   素   ≑   兼   <b>+</b>   ≓		
Q,   素   ♦   兼   +   ≓   Name	Driver Cell	Driver Pin
Q   ¥   ♦   ₩   ↓   ►   Name	Driver Cell	Driver Pin
Q       X       Image: Constraint of the second se	Driver Cell FDRE	Driver Pin
Q       X       Image: Constraint of the second se	Driver Cell FDRE FDRE	Driver Pin Q Q
Q       ★       ★       +       →         Name         ✓       ©       Unassigned Debug Nets (7)         ✓       小☆       GPIO_BUTTONS_db (2)         「☆       GPIO_BUTTONS_db (2)         「☆       GPIO_BUTTONS_db [0]         「☆       GPIO_BUTTONS_db [1]	Driver Cell FDRE FDRE FDRE	Driver Pin Q Q Q
Q       X       Image:	Driver Cell FDRE FDRE FDRE FDRE FDRE	Driver Pin Q Q Q Q
Q       ★       ★       +       →         Name         ✓       ©       Unassigned Debug Nets (7)         ✓	Driver Cell FDRE FDRE FDRE FDRE FDRE	Driver Pin Q Q Q Q Q Q
Q       ★       ★       ↓       ▲         Name         ✓       □       Unassigned Debug Nets (7)         ✓       □       □       □         ✓       □       Unassigned Debug Nets (7)         ✓       □       □       □         ✓       □       □       □         ✓       □       □       □         ✓       □       □       □         ✓       □       □       □         ✓       □       □       □         ✓       □       □       □         ✓       □       □       □         ✓       □       □       □         ✓       □       □       □         ✓       □       □       □         ✓       □       □       □         ✓       □       □       □         ✓       □       □       □         ✓       □       □       □         ✓       □       □       □         ✓       □       □       □         ✓       □       □       □         ✓       □	Driver Cell FDRE FDRE FDRE FDRE FDRE FDRE FDRE	Driver Pin Q Q Q Q Q Q Q
Q       ★       ★       ★       ↓       ▲         Name         ✓       ©       Unassigned Debug Nets (7)         ✓       ©       GPIO_BUTTONS_db (2)         _	Driver Cell FDRE FDRE FDRE FDRE FDRE FDRE FDRE FDRE	Driver Pin Q Q Q Q Q Q Q Q Q Q
Q       ★       ★       +       →         Name         ✓       ©       Unassigned Debug Nets (7)         ✓       ©       GPIO_BUTTONS_db (2)         」□       □       □         」□       □       □         」□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □         ↓□       □       □	Driver Cell FDRE FDRE FDRE FDRE FDRE FDRE FDRE FDRE	Driver Pin Q Q Q Q Q Q Q Q Q Q Q Q Q Q
Q       ★       ★       ★       ★         Name         ✓       Unassigned Debug Nets (7)         ✓       Fix GPIO_BUTTONS_db (2)         _fix GPIO_BUTTONS_db (2)         _fix GPIO_BUTTONS_db[0]         _fix GPIO_BUTTONS_db[1]         ✓       Fix GPIO_BUTTONS_dly (2)         _fix GPIO_BUTTONS_dly[0]         _fix GPIO_BUTTONS_dly[1]         ✓       Fix GPIO_BUTTONS_re (2)         _fix GPIO_BUTTONS_re[0]         _fix GPIO_BUTTONS_re[1]	Driver Cell FDRE FDRE FDRE FDRE FDRE FDRE FDRE FDRE	Driver Pin           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q
Q       ★       ★       +       →         Name         ✓       Unassigned Debug Nets (7)         ✓       ↓       ☆       ⊕         ✓       ↓       GPIO_BUTTONS_db (2)         ↓       ↓       ☆       ⊕         ↓       ☆       GPIO_BUTTONS_db[0]         ↓       ↓       ☆       ⊕         ↓       ☆       ⊕       ⊕         ↓       ↓       ☆       ⊕         ↓       ☆       ⊕       ⊕         ↓       ↓       ☆       ⊕         ↓       ↓       ☆       ⊕         ↓       ↓       ☆       ⊕         ↓       ↓       ☆       ⊕         ↓       ↓       ☆       ⊕         ↓       ↓       ☆       ⊕         ↓       ↓       ↓       ↓         ↓       ↓       ↓       ↓         ↓       ↓       ↓       ↓         ↓       ↓       ↓       ↓         ↓       ↓       ↓       ↓         ↓       ↓       ↓       ↓         ↓       ↓       ↓       ↓<	Driver Cell FDRE FDRE FDRE FDRE FDRE FDRE FDRE FDRE	Driver Pin           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q           Q

- 4. In the Netlist window, select the Netlist tab and expand Nets. Select the following nets for debugging as shown in the following figure.
  - GPIO\_BUTTONS\_IBUF[0] and GPIO\_BUTTONS\_IBUF[1] Nets folder under the top-level hierarchy
  - sel(2) Nets folder under the U\_SINEGEN hierarchy

Debug Nets

Debug Cores



• sine(20)- Nets folder under the U\_SINEGEN hierarchy



*Note*: These signals represent the significant behavior of this design and are used to verify and debug the design in subsequent steps.

5. Right-click the selected nets and select **Mark Debug** as shown in the following figure.





Sources	Vetlist ×		? _ 🗆 🖆	Schemat	ic ×	sinegen	_der
풒			٥	Q. 🛛	•	*	X
🕅 sinegen_d	lemo		<u>^</u>	51	signa	1 GPIO_I	BUTT
V - Nets (f	50)			52	signa	1 GPIO_I	BUTT
				53	signa	1 GPIO_I	BUTT
> ∰ GP	NO_BOTTONS (2)			54			
>_j≊ (	SPIO_BUTTONS_db (2)			55	signa	1 DONT_H	EATO
> √j≈ (	SPIO_BUTTONS_dly (2)			56	signa	1 DONT_H	EAT1
√-∫r GF	PIO BUTTONS IBUF (2)			57	signa	1 DONT_H	EAT2
	CPIO BUTTONS IBUE	01		58	signa	L DONT_I	EAI3
1 2				29	signa		EAI4 FAT
	GPIO_BUITONS_IBUF	1	Net Properties		Ctrl+E	Ľ	LAI
>-∱≈ 0	SPIO_BUTTONS_re (2)	×.	Mark Debug				debu
> 🖑 LE	DS_n (4)	- 766	Mark Debug			Ja	rk_d
> 小 LE	DS_n_OBUF (2)		Unmark Debug			a	rk_d
	□		Assign to Debug Port			a	rk_d
 	onet1>		Select Driver Pin			a	rk_d
	onstre	1	Select Driver 1 II			a	rk_d
Net Propertie	S	H	Schematic		F4		
			Show Connectiv	ity	Ctrl+T	iı	nege
J GPIO_BUI	TONS_IBOF[1]		Show Hierarchy		F6		
Name:	GPIO_BUTTONS		Highlight				in
Type:	SIGNAL	1	Unhighlight			:	in
Bus net:	F GPIO_BUTT		Mark				in out
Pouto status		] ~	WICHN				540
Roule status	s. Has unplaced po	1	Unmark		Ctrl+SI	nift+M	
Cell pin cou	nt: 4			79 🛆	end c	omponent	t;

6. Next, mark nets for debug in the Tcl console. Mark nets "sine(20)" under the U\_SINEGEN hierarchy for debug by executing the following Tcl command.

set\_property mark\_debug true [get\_nets -hier [list {sine[\*]}]]

**TIP:** In the Debug window, you can see the unassigned nets you just selected. In the Netlist window, you can also see the green bug icon next to each scalar or bus, which indicates that a net has the attribute mark\_debug = true as shown the following two figures.

0





Tcl Console	Messages	Log	Repor	ports Design Runs			Debug	×
Q   X   4	€   ¥   +							
Name				Driv	er Cell	Dri	ver Pin	
👻 🖨 Unassig	ned Debug Ne	<b>ts</b> (29)						
✓ -∫ <sup>™</sup> GPI	O_BUTTONS_	<b>db</b> (2)		FDF	RE	Q		
© (	GPIO_BUTTON	S_db[0]		FDF	RE	Q		
 	SPIO_BUTTON	S_db[1]		FDF	RE	Q		
∽ - <b>f® G</b> PI	O_BUTTONS_	dly (2)		FDF	RE	Q		
	SPIO_BUTTON	S_dly[0]		FDF	RE	Q		
		S_COLV[1]		FDF		Q		
r - J x GFI [© (			101	IBU	г Е	0		
Гас	SPIO BUTTON	S IBUE	[0] [1]	IBU	F	ŏ		
✓ √ t t GPI	O BUTTONS	re (2)		FDF	RE	Q		
Г	 ΞΡΙΩ .ΒΙΙΤΤΩΝ	S. Jelol		. FDE	8F	Q		
Debug Cores	Debug Nets	6						
Sources	Netlist ×				? _		6	
<b>T</b>								
÷Я.						-	2	
🕅 sinegen_(	demo						î	
🗠 🚍 Nets (	(60)							
> 🖑 G	PIO_BUTTO	NS (2)						
> 近日(	GPIO_BUTT	ONS_d	lb (2)					
> √5☎ (	GPIO_BUTT	ONS_d	<b>lly</b> (2)					
~ <b>∫</b> ¤	GPIO_BUTT	ONS_I	BUF (2	)				
i i	C GPIO_B	UTTON	IS_IBU	F[0]				
L	E GPIO BUTTONS IBUF[1]							
> 小豆(	GPIO BUTT	ONS r	e (2)					
> ஆ‴ LE	EDS n (4)	_						
>_î⊢ i F		F (2)						
Γ </td <td>const0&gt;</td> <td>. (=)</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	const0>	. (=)						
	const1>						~	

#### **Running the Set Up Debug Wizard**

1. From the Debug window tool bar or Tools drop-down menu, select **Set Up Debug**. The Set up Debug wizard opens.



Tcl Console Me	ssages	Log	Reports	Design Run	s D	ebug	×
Q   ₹   ♦  [	<b>ال</b> ال	*					
Name	Set U	lp Debu	g Driv	ver Cell	Drive	Pin	
👻 🚍 Unassigned	Debug Ne	ts (29)					
✓ 小☆ GPIO_BU	UTTONS_0	db (2)	FDI	RE	Q		
_f≋ GPIO	_BUTTON	S_db[0]	FDI	RE	Q		
_f≋ GPIO	_BUTTON	S_db[1]	FD	FDRE			
∽ √fr¤ GPIO_BU	UTTONS_0	dly (2)	FD	FDRE			
_∫≋ GPIO	BUTTON	S_dly[0]	FD	FDRE			
_∫≋ GPIO	BUTTON	S_dly[1]	FD	FDRE			
∽ √fr¤ GPIO_BU	UTTONS_I	BUF (2)	IBU	IBUF			
_∫≋ GPIO	BUTTON	S_IBUF[	0] IBU	IBUF			
_∫≋ GPIO	1] IBU	IBUF					
∽ √fr¤ GPIO_BU	UTTONS_r	re (2)	FDI	FDRE			
Debug Cores D	-BUTTON: bug Nets	S. Jelol.	FD	RF	Ω		

2. When the Set up Debug wizard opens, click **Next**.

🍌 Set Up Debug	
HLx Editions	<ul> <li>Set Up Debug</li> <li>This wizard will guide you through the process of <ol> <li>Choosing nets and connecting them to debug cores.</li> <li>Associating a clock domain with each of the nets chosen for debug.</li> <li>Choosing additional features on the debug cores like Data Depth, Advanced Trigger mode and Capture control.</li> </ol> </li> <li>Note: This setup wizard does not apply to the VIO, IBERT or JTAG-to-AXI-Master debug cores. Please refer to Vivado Design Suite User Guide: Programming and Debugging (UG908) for further instructions on how to use these IPs.</li> </ul>
•	< <u>Back</u> <u>Einish</u> Cancel

3. In the Nets to Debug page, shown in the following figure, ensure that all the nets have been added for debug and click **Next**.



Set Up Debug					
ets to Debug le nets below will be debugged with ILA ndows, then drag them to the list or click	cores. To add nets ("Add Selected Ne	s click "Find N ets".	ets to Add". You can	also	select nets in the Netlist or other
Q   ¥   ♦   №   M   +	-				0
Name	Clock Domain	Driver Cell	Probe Type		
> Jrt GPIO_BUTTONS_db (2)	clk	FDRE	Data and Trigger	$\sim$	^
> Jra GPIO_BUTTONS_dly (2)	clk	FDRE	Data and Trigger	$\sim$	
> Jr¤ GPIO_BUTTONS_IBUF (2)	clk	IBUF	Data and Trigger	$\sim$	
> Jr¤ GPIO_BUTTONS_re (2)	clk	FDRE	Data and Trigger	$\sim$	
> ∮f¤ U_SINEGEN/sel (2)	clk	FDRE	Data and Trigger	$\sim$	
✓ 小☆ U_SINEGEN/sine (20)	clk	FDRE	Data and Trigger	$\sim$	
_f¤ sine[0]	clk	FDRE	Data and Trigger		
_f¤ sine[1]	clk	FDRE	Data and Trigger		
_f¤ sine[2]	clk	FDRE	Data and Trigger		
_r¤ sine[3]	clk	FDRE	Data and Trigger		
_F¤ sine[4]	clk	FDRE	Data and Trigger		~
Find Nets to <u>A</u> dd					Nets to debug: 31
$\mathcal{D}$			< <u>B</u> ack		Next > Einish Cancel

- 4. In the ILA Core Options page, go to Trigger and Storage Settings section and select both **Capture Control** and **Advanced Trigger**. Click **Next**.
- 5. In the Setup Debug Summary page, make sure that all the information is correct and as expected. Click **Finish**.

🏊 Set Up Debug	
	Set up Debug Summary
HLx Editions	I debug cores will be removed
	1 debug core will be created
	Found 1 clock
	✓ Open in Debug layout To apply the above changes, click Finish
•	< <u>Back</u> <u>Next&gt;</u> <u>Finish</u> Cancel

Upon clicking Finish, the relevant XDC commands that insert the ILA core(s) are generated.



### Step 4: Implementing and Generating Bitstream

1. In the Flow Navigator, under Program and Debug, click Generate Bitstream.



- In the Save Project dialog box click Save. If a dialog box appears indicating this will cause the Synthesis results to go out of date, click OK. This applies the MARK\_DEBUG attributes on the newly marked nets. You can see those constraints by inspecting the sinegen\_demo\_kc705.xdc file.
- 3. When the No Implementation Results Available dialog box pops up, click **Yes**. In the Launch Runs dialog box, accept all of the default settings (Launch runs on local host) and click **OK**.
- 4. When the bitstream generation completes, the Bitstream Generation Completed dialog box pops up. Click **OK**.
- 5. In the dialog box asking to close synthesized design before opening implemented design. Click **Yes**.
- 6. Examine the Timing Summary report to ensure that all the specified timing constraints are met.

Tcl Console Messages Log Re	ports Design Runs Power	DRC Methodolo	y Timing ×			? _ 🗆 🗳
Q   <u>≭</u>   <b>♦</b>   ●	Design Timing Summary					
General Information Timer Settings	Setup	Hold			Pulse Width	
Design Timing Summary	Worst Negative Slack (WNS):	0.491 ns N	/orst Hold Slack (WHS):	0.052 ns	Worst Pulse Width Slack (WPWS):	1.732 ns
Clock Summary (4)	Total Negative Slack (TNS):	0.000 ns 1	otal Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
> 🗁 Check Timing (0)	Number of Failing Endpoints:	1 0	umber of Failing Endpoints:	0	Number of Failing Endpoints:	0
> 🗁 Intra-Clock Paths	Total Number of Endpoints:	12755 1	otal Number of Endpoints:	12755	Total Number of Endpoints:	6938
Inter-Clock Paths	All user specified timing constrai	ints are met.				
> 🗁 Other Path Groups						
User Ignored Paths						
Unconstrained Paths						
Timing Summary - impl_1 (saved)						

Proceed to Chapter 6: Lab 5: Using the Vivado Logic Analyzer to Debug Hardware to complete the rest of the steps for debugging the design.



Chapter 3

# Lab 2: Using the HDL Instantiation Method to Debug a Design

The HDL Instantiation method is one of the two methods supported in the Vivado<sup>®</sup> tool debug probing. For this flow, you will generate an ILA IP using the Vivado IP Catalog and instantiate the core in a design manually as you would with any other IP.

## Step 1: Creating a Project with the Vivado New Project Wizard

To create a project, use the New Project wizard to name the project, to add RTL source files and constraints, and to specify the target device.

- 1. Invoke the Vivado<sup>®</sup> IDE.
- 2. In the Quick Start tab, click Create Project to start the New Project wizard. Click Next.
- 3. In the Project Name page, name the new project proj\_hdl and provide the project location (C:/Vivado\_Debug). Ensure that Create project subdirectory is selected. Click Next.
- 4. In the Project Type page, specify the Type of Project to create as RTL Project. Click Next.
- 5. In the Add Sources page:
  - a. Set Target Language to VHDL.
  - b. Click the "+" sign, and then click Add Directories.
  - c. In the Add Source Directories dialog box, navigate to the /src/lab2 directory, and choose the sine\_high, sine\_low, sine\_mid, and ila\_0 directories. Click **Select**.
  - d. Verify that the directories are added, and Copy Sources into Project is selected.
  - e. Click the "+" sign, and then click Add File.
  - f. In the Add Source Files dialog box, navigate to the/src/lab2 directory and choose debounce.vhd, fsn.vhd, sinegen.vhd, and sinegen\_demo\_inst.vhd files. Click OK.
  - g. Verify that the sources and directories are added, and that **Copy Sources into Project** is selected. Click Next.



- 6. In the Add Constraints dialog box, click the "+" sign, and then click Add Files.
- 7. Navigate to /src/lab1 directory and select sinegen\_demo\_kc705.xdc. Click Next.
- 8. In the Default Part dialog box, specify the **xc7k325tffg900-2** part for the KC705 platform. You can also select **Boards** and then select **Kintex-7 KC705 Evaluation Platform**. Click **Next**.
- 9. Review the New Project Summary page. Verify that the data appears as expected, per the steps above. Click **Finish**.
- 10. In the Sources window in Vivado IDE, expand sinegen\_demo\_inst to see the source files for this lab. Note that ila\_0 core has been added to the project.



11. Double-click the sinegen\_demo\_inst.vhd file, shown in the following figure to open it and inspect the instantiation and port mapping of the ILA core in the HDL code.

```
-- ILA
U_ILA : ila_0 .
port map
(
    CLK => clk,
    PROBE0 => sineSel,
    PROBE1 => sine,
    PROBE2 => GPIO_BUTTONS_db,
    PROBE3 => GPIO_BUTTONS_re,
    PROBE3 => GPIO_BUTTONS_re,
    PROBE4 => GPIO_BUTTONS_dly,
    PROBE5 => GPIO_BUTTONS
);
```



### Step 2: Synthesize Implement and Generate Bitstream

1. From the Program and Debug drop-down list, in Flow Navigator, click **Generate Bitstream**. This will synthesize, implement and generate a bitstream for the design.



10	Generate Bitstream	
----	--------------------	--

> Open Hardware Manager

General	Pro
Copied o	n:
Copied fr	om:
Copied to	):
Modified:	
0.20.	

- 2. The No Implementation Results Available dialog box appears. Click **Yes**. In the Launch Runs dialog box, accept all of the default settings (Launch runs on local host) and click **OK**.
- 3. After bitstream generation completes, the Bitstream Generation Completed dialog box appears. Open Implemented Design is selected by default. Click **OK**.
- 4. In the Design Timing Summary window, ensure that all timing constraints are met.

Tcl Console Messages Log Re	ports Design Runs IP Status	Power D	ORC Methodology Timing	×		? _ 🗆 🖸
Q   素   <b>≑</b>   ●	Design Timing Summary					
General Information						
Timer Settings	Setup	I	Hold		Pulse Width	
Design Timing Summary	Worst Negative Slack (WNS):	0.511 ns	Worst Hold Slack (WHS):	0.044 ns	Worst Pulse Width Slack (WPWS):	1.732 ns
Clock Summary (4)	Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
> 🚍 Check Timing (0)	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
> 🚍 Intra-Clock Paths	Total Number of Endpoints:	4437	Total Number of Endpoints:	4437	Total Number of Endpoints:	2478
Inter-Clock Paths	All user specified timing constrai	nts are met.				
> 🚍 Other Path Groups						
User Ignored Paths						
Unconstrained Paths						
Timing Summary - impl_1 (saved)						

5. Proceed to Chapter 6: Lab 5: Using the Vivado Logic Analyzer to Debug Hardware chapter to complete the rest of this lab.



### Chapter 4

# Lab 3: Using a VIO Core to Debug a Design in Vivado Design Suite

The Virtual Input/Output (VIO) core is a customizable core that can both monitor and drive internal FPGA signals in real time. The number and width of the input and output ports are customizable in size to interface with the FPGA design. Because the VIO core is synchronous to the design being monitored and/or driven, all design clock constraints that are applied to your design are also applied to the components inside the VIO core. Run time interaction with this core requires the use of the Vivado<sup>®</sup> tool's logic analyzer feature. The following figure is a block diagram of the new VIO core.



#### Figure 2: VIO Block Diagram

This lab walks you through the steps of instantiating and configuring the VIO core. It walks you through the steps of connecting the I/Os of the design to the VIO core. This way, you can debug your design when you do not have access to the hardware or the hardware is remotely located.

The following ports are created:

• One four-bit PROBE\_INO port. This has two bits to monitor the two-bit Sine Wave selector outputs from the finite state machine (FSM) and other two bits to mimic the state of the other two LEDs on the board. We will configure these four-bit signals as LEDs during run time to mimic the LEDs displayed on the KC705 board.



• One two-bit PROBE\_OUTO port to drive the input buttons on the FSM. We will configure it so one bit can be used as a toggle switch during run time to mimic PUSH\_BUTTON switch SW3, and the second bit will be used as PUSH\_BUTTON switch SW6.

#### Step 1: Creating a Project with the Vivado New Project Wizard

To create a project, use the New Project wizard to name the project, add RTL source files and constraints, and specify the target device.

- 1. Invoke Vivado IDE.
- 2. In the Quick Start tab, click Create Project to start the New Project wizard. Click Next.
- 3. In the Project Name page, name the new project **proj\_hdl\_vio** and provide the project location (C:/Vivado\_Debug). Ensure that the **Create project subdirectory** is selected. Click **Next**.
- 4. In the Project Type page, specify the Type of Project to create as **RTL Project**. Click **Next**.
- 5. In the Add Sources page:
  - a. Set Target Language to VHDL.
  - b. Click Add Files.
  - c. In the Add Source Files dialog box, navigate to the /src/lab3 directory.
  - d. Select all VHD source files, and click OK.
  - e. Verify that the files are added, and **Copy Sources into Project** is selected.
- 6. Click the "+" sign, and then click **Add Directories**.
- 7. In the Add Source Directories dialog box, navigate to the /src/lab3 directory and choose the sine\_high, sine\_low, sine\_mid, and ila\_0 directories. Click Select.
- 8. Verify that the directories are added and **Copy sources into project** is selected. Click **Next**.
- 9. In the Add Constraints dialog box, click the "+" sign, and then click Add Files.
- 10. Navigate to the /src/lab3 directory and select sinegen\_demo\_kc705.xdc. Click Next.
- 11. In the Default Part page, specify the **xc7k325tffg900-2** platform. You can also select **Boards** and then select **Kintex-7 KC705 Evaluation Platform**. Click **Next**.
- 12. Review the New Project Summary page. Verify that the data appears as expected, in accordance with the previous steps. Click **Finish**.

*Note*: It might take a moment for the project to initialize.



13. In the Sources window in Vivado IDE, expand sinegen\_demo\_inst\_vio to see the source files for this lab. Note that the ila\_0 core has been added to the project. However, vio\_0 (the VIO core) is missing.



- 14. Instantiate and configure this VIO core as follows. From the Flow Navigator, click **IP Catalog**, expand **Debug & Verification**, then expand **Debug**, and double-click VIO. The Customize IP dialog box opens.
- 15. On the General Options tab, leave the Component Name as its default value of vio\_0, set Input Probe Count to 1, Output Probe Count to 1, and select the **Enable Input Probe Activity Detectors** check box.





16. On the PROBE\_IN Ports tab, set Probe Width to 4.

🍌 Customize IP				×
VIO (Virtual Input/Output) (3.0)				4
() Documentation 📄 IP Location C	Switch to Defaults			
Show disabled ports	Component Name		vio_0	8
	To configure more t	han 64 probe ports use Vi	vado Tcl Console	
	General Options	PROBE_IN Ports(00)	PROBE_OUT Ports(00)	
	Probe Port		Probe Width [1 - 256 ]	
	PROBE_IN0		4	8
- clk probe_outD[0:0] - probe_outD[0:0] -				
				OK Cancel

17. On the PROBE\_OUT Ports tab, set Probe Width to 2 and Initial Value to 0x0.

🍌 Customize IP				×
VIO (Virtual Input/Output) (3.0)				4
🚯 Documentation 📄 IP Location C Swite	th to Defaults			
Show disabled ports	Component Name		vio_0	8
	To configure more than 64 prob	e ports use Vivado Tcl Co	nsole	
	General Options PROBE_IN	PROBE_O	UT Ports(00)	
	Probe Port	Probe Width [1 - 256 ]	Initial Value (in hex)	
	PROBE_OUT0	2	🔘 0x0	0
clk probe_in0[3:0] probe_out0[1:0]				
			ОК	Cancel

18. Click **OK** to generate the IP. The Generate Output Products dialog box appears. Click **Generate**. An additional dialog box may appear indicating that an out-of-context module run has been launched, if so click **OK**.



🚴 Generate Output Products 🛛 🔀
The following output products will be generated.
Preview
<ul> <li>Instantiation Template</li> <li>Synthesized Checkpoint (.dcp)</li> <li>Behavioral Simulation</li> <li>Change Log</li> </ul>
Synthesis Options
© <u>G</u> lobal
Qut of context per IP
Run Settings
Number of jobs: 8 🔻
Apply Generate Skip

Output product generation should take less than a minute. At this point, you have finished customizing the VIO. This core has already been instantiated in the top level design.

```
--- VIO

U_VIO : vio_0

port map

(

CLK => clk,

PROBE_IN0(3) => DONT_EAT,

PROBE_IN0(2) => GPIO_BUTTONS_re(1),

PROBE_IN0(1 downto 0) => sineSel,

PROBE_OUT0(1) => push_button_reset,

PROBE_OUT0(0) => push_button_vio

);
```

At this point, the Sources window should look as shown in the following figure.







19. Double-click **sinegen\_demo\_inst.vhd** in the Sources window to open it, and inspect the instantiation and port mapping of the ILA core in the HDL code.

# Step 2: Synthesize, Implement, and Generate the Bitstream

- 1. From the Program and Debug drop-down list in Flow Navigator, click **Generate Bitstream**. This synthesizes, implements, and generates a bitstream for the design
- 2. The Missing Implementation Results dialog box appears. Click **OK**.
- 3. After bitstream generation completes, the Bitstream Generation Completed dialog box appears. Open Implemented Design is selected by default. Click **OK**.
- 4. Inspect the Timing Summary report and make sure that all timing constraints have been met.





Tcl Console Messages Log Re	ports Design Runs IP Status Por	er DRC Methodology Timing	×	? _ 🗆 🖸
Q   ¥   ≑   ●	Design Timing Summary			
General Information Timer Settings	Setup	Hold	Pulse Width	
Design Timing Summary	Worst Negative Slack (WNS): 0.539	Worst Hold Slack (WHS):	0.044 ns Worst Pulse Width Slack (WPWS):	1.732 ns
Clock Summary (4)	Total Negative Slack (TNS): 0.000	ns Total Hold Slack (THS):	0.000 ns Total Pulse Width Negative Slack (TPWS):	0.000 ns
> 🚍 Check Timing (0)	Number of Failing Endpoints: 0	Number of Failing Endpoints:	0 Number of Failing Endpoints:	0
> 📄 Intra-Clock Paths	Total Number of Endpoints: 4703	Total Number of Endpoints:	4703 Total Number of Endpoints:	2694
Inter-Clock Paths	All user specified timing constraints are	met.		
> 🚍 Other Path Groups				
User Ignored Paths				
Unconstrained Paths				
Timing Summary - impl_1 (saved)				

5. Proceed to Chapter 6: Lab 5: Using the Vivado Logic Analyzer to Debug Hardware to complete the rest of the steps for debugging the design. Then proceed to the Verifying the VIO Core Activity (Only applicable to Lab 3) section in Lab 5 Step 2 to complete the rest of this lab.





#### Chapter 5

# Lab 4: Using the Synplify Pro Synthesis Tool and Vivado Design Suite to Debug a Design

This simple tutorial shows how to do the following:

- Create a Synplify Pro project for the wave generator design.
- Mark nets for debug in the Synplify Pro constraints file as well as VHDL source files.
- Synthesize the Synplify Pro project to create an EDIF netlist.
- Create a Vivado<sup>®</sup> project based on the Synplify Pro netlist.
- Use the Vivado<sup>®</sup> IDE to setup and debug the design from the synthesized design using Synplify Pro.

## Step 1: Create a Synplify Pro Project

- 1. Launch Synplify Pro and select **File**  $\rightarrow$  **New**.
- 2. Set File Type to Project File (Project) as highlighted in the following figure.
- 3. In the New File Name box, enter synplify\_1.
- 4. Click OK.







If you get a dialog box asking you to create a non-existing directory, click OK.

Synplify Pro		8
The directory C:\tutorials\ug936 does not exist. Do you wish to create it?		
	ОК	Cancel

6. In the left panel of the Synplify Pro window, click Add File as shown in the following figure.





- 7. In the Add Files to Project dialog box, change the Files of Type to HDL File. Navigate to C:\Vivado\_Debug\src\lab4, which shows all the VHDL source files needed for this lab. Select the following three files by pressing the Ctrl key and clicking on them.
  - debounce.vhd
  - fsm.vhd
  - sinegen\_demo.vhd

#### 8. Click Add.

Look in: C:Vivado_Debug\src\Lab4	S Add Files to	Project	83
My Computer       Image: debounce.vhd         Image: sinegen_demo.vhd         Image: modulta       Image: sinegen_demo.vhd         File name:       "debounce.vhd" "fsm.vhd" "sinegen_demo.vhd"         Files of type:       HDL Files (*.vhd *.vhd! *.v *.sv *.vma)         VHDL/Verilog lib:       Image: module to Folders         Files to add to project: (3 file(s) selected)       Image: module to Folders         Folder Options       <- Add All	Look in:	🗼 C:\Vivado_Debug\src\Lab4 🔹 🗿 🗿 🛃 📰 🔳	
File name:       "debounce.vhd" "fsm.vhd" "sinegen_demo.vhd"         Files of type:       HDL Files (*.vhd *.vhdl *.v *.sv *.vma)         VHDL/Verilog lib:       ▼         Files to add to project: (3 file(s) selected)       ✓ Use relative paths       ✓ Add files to Folders         -\src\Lab4\debounce.vhd       .\src\Lab4\debounce.vhd       <- Add All	My Com	puter debounce.vhd fsm.vhd sinegen_demo.vhd	
VHDL/Verilog lib: Files to add to project: (3 file(s) selected) Use relative paths Add files to Folders Folder Options \src\Lab4\debounce.vhd \src\Lab4\fsm.vhd \src\Lab4\sinegen_demo.vhd Remove All -> Remove -> OK OK	File name: Files of type:	"debounce.vhd"     "fsm.vhd" "sinegen_demo.vhd"       HDL Files (*.vhd *.vhdl *.v *.sv *.vma)	
<pre>.\src\Lab4\debounce.vhd .\src\Lab4\fsm.vhd .\src\Lab4\sinegen_demo.vhd </pre> <pre>&lt;- Add All </pre> <pre>&lt;- Add Remove All -&gt; Remove All -&gt; OK </pre>	VHDL/Verilog lib	roject: (3 file(s) selected) ♥ Use relative paths ♥ Add files to Folders Folder Options	
Remove All -> Remove -> OK	.\src\Lab4\de .\src\Lab4\fsı .\src\Lab4\fsi	ebounce.vhd n.vhd negen_demo.vhd	<- Add All
ОК			Remove All -> Remove ->
Cancel			OK

9. In the same dialog box set Files of type to Constraints Files. This shows the synplify\_1.sdc file. Select the file and click Add as shown in the following figure.



S Add Files to Project	8
Look in: C:\Vivado_Debug\src\Lab4  C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_Debug\src\Lab4 C:\Vivado_D	
File name: synplify_1.sdc	
Files of type: Constraint Files (*.sdc)	
Files to add to project: (4 file(s) selected) 🗹 Use relative paths 🗹 Add files to Folders Folder Options	
.\src\Lab4\debounce.vhd .\src\Lab4\fsm.vhd .\src\Lab4\sinegen_demo.vhd .\src\Lab4\synplify_1.sdc	<- Add All <- Add Remove All ->
	Remove ->
	OK
	Cancer

10. In the same dialog box, set Files of type to FPGA Constraint Files. This shows the synplify\_1.fdc file. Select the file and click Add as shown in the following figure. Click OK.





5	Ad	dd Files to I	Project				×
Look in:	/proj/xcoswmktg/smitha/vivado_	debug/lab4	•	) 🗢 🔿	1	:	
Comp	Name	Size	Туре	Date Mo	dified $ riangle$		
🚞 smitha	synplify_1.fdc	468 bytes	s fdc File	5/6/16 9	18 AM		
File <u>n</u> ame:	synplify_1.fdc						
Files of type:	FPGA Constraint Files (*.fdc)					-	
VHDL/Verilog lit	):					-	
Files to add to p	project: (1 file(s) selected) 🗹 Use relat	tive paths 🖌	Add files to	Folders	Folder	Options	
./lab4/synplify_	1.fdc						<- Add All
							<- Add
							Remove All ->
							Remove ->
							ОК
							Cancel

- 11. Now, you need to set the implementation options.
- 12. Click Implementation Options in the Synplify Pro window as shown in the following figure.



13. This brings up the Implementation Options dialog box as shown in the following figure. In the Device tab, set Technology to Xilinx Kintex7, Part to XC7K325T, Package to FFG900 and Speed to -2. Leave all the other options at their default values. Click **OK**.


Device Options Constraints	Implementation Results	Timing Report	High Reliability		Implementations:
echnology:	Part	Package:	Speed:		rev_1
Xilinx Kintex7	▼ XC7K325T	▼ FFG900	▼ -2	-	
Device Mapping Options					
Option			Value		
Fanout Guide			10000		
Disable I/O Insertion					
Disable Sequential Optimizatio	ns				l
Update Compile Point Timing D	Data			•	
Click on an option for description					
System Designer Board File					

14. You need to preserve the net names that you want to debug by putting attributes in the HDL files. These attributes are already placed in the sinegen\_demo.vhd, file of this tutorial. **Open the** sinegen\_demo.vhd file and inspect the lines shown.

```
-- Attributes for Symplify Pro
attribute syn_keep : boolean;
attribute syn_keep of GPIO_BUTTONS_db
                                        : signal is true;
attribute syn_keep of GPIO_BUTTONS_dly : signal is true;
attribute syn keep of GPIO BUTTONS re
                                        : signal is true;
```

15. You also can specify the MARK\_DEBUG attributes in the source HDL files to mark the signals for debug, as shown in the code snippet from singen\_demo.vhd file.

```
-- Add mark_debug attributes to show debug nets in the synthesized netlist
attribute mark_debug : string;
attribute mark_debug of GPIO_BUTTONS_db : signal is "true";
attribute mark_debug of GPIO_BUTTONS_dly : signal is "true";
attribute mark_debug of GPIO_BUTTONS_re : signal is "true";
```

16. The symplify\_1.sdc file contains various kinds of constraints such as pin location, I/O standard, and clock definition. The synplify\_1.fdc file contains directives for the compiler. Here is where the nets of interest to us that are marked for debug are located. The attribute and the nets selected for debug are shown in the following figure.

```
Attributes that are needed to mark_debug the nets that are needed to be viewed in ILA
define_attribute -comment {Mark sinegen as black box} {v:work.sinegen} {syn_black_box} {1}
define_attribute -comment {Set no_prune on sinegen} {v:work.sinegen} {syn_noprune} {1}
define_attribute -comment {Mark entire bus for debug} {i:sinegen.sine[*]} {mark_debug} {"true"}
define_attribute -comment {Mark entire bus for debug} {i:sinegen.sel[*]} {mark_debug} {"true"}
```



In the above constraints, sinegen has been defined as a black box by using the syn\_black\_box attribute. Second, the syn\_no\_prune attribute has been used so that the I/Os of this block are not optimized away. Finally, two nets, sine[20:0] and sel[1:0], have been assigned the MARK\_DEBUG attribute such that these two nets should show up in the synthesized design in Vivado<sup>®</sup> IDE for further debugging. For further information on these attributes, please refer to the Synplify Pro User Manual and Synplify Pro Reference Manual.

# Step 2: Synthesize the Synplify Project

1. Before implementing the project, you need to set the name for the output netlist file. By default, the name of the output netlist file is synplify\_1.edf. To change the name of the output file, type the following command at the Tcl command prompt:

%project -result\_file "./rev\_1/sinegen\_demo.edf"

You will use this file in Vivado<sup>®</sup> IDE.

2. With all the settings in place, click the **Run** button in the left panel of the Synplify Pro window to start synthesizing the design.



- 3. During synthesis, status messages appear in the Tcl Script tab. Warning messages are expected, but there should not be any Error messages. To see detailed messages, click the **Messages tab** in the bottom left-hand corner of the Synplify Pro console.
- 4. When synthesis completes, the output netlist is written to the file: rev\_1/ sinegen\_demo.edf

[Optional] To view the netlist select  $View \rightarrow View$  Result File.

5. Click **File**  $\rightarrow$  **Save All** to save the project, then click **File**  $\rightarrow$  **Exit**.



## Step 3: Create DCPs for the Black Box Created in Synplify Pro

The black box, sinegen, created in the Synplify Pro project, contains the Direct Digital Synthesizer IP. You need to create a synthesized design for this block. To do this, create an RTL type project in Vivado<sup>®</sup> IDE by following the steps outlined below.

- 1. Launch Vivado IDE.
- Click Create Project. This opens up the New Project wizard. Click Next.
- Under Project Name, set the project name to proj\_synplify\_netlist. Click Next.
- 4. Under Project Type, select RTL Project. Click Next.
- 5. Under Add Sources, click Add Files, navigate to the Vivado\_Debug/src/lab4 folder and select the sinegen.vhd file. Set Target Language to VHDL. Ensure that Copy sources into project box is selected. Click Next.
- 6. Click Add Files, navigate to the Vivado\_Debug/src/lab4 folder and select the sine\_high.xci, sine\_low.xci, and sine\_mid.xci files. Click Next.
- 7. Under Default Parts, select Boards and then select the Kintex-7 KC705 Evaluation Platform and correct version for your hardware. Click Next.
- 8. Under New Project Summary, ensure that all the settings are correct. Click Finish.
- 9. Once the project has been created, in Vivado Flow Navigator, under the Project Manager folder, click Settings. In the dialog box, in the left panel, click Synthesis. From the pull-down menu on the right panel, set -flatten\_hierarchy to none. Click OK.
- 10. In Vivado IDE Flow Navigator, under Synthesis Folder, click Run Synthesis.
- 11. When synthesis completes the Synthesis Completed dialog box appears. Select **Open** Synthesized Design and click OK.
- 12. Click **File**  $\rightarrow$  **Exit** in Vivado IDE. When the OK to exit dialog box pops up, click OK.

# Step 4: Create a Post Synthesis Project in Vivado IDE

- 1. Launch Vivado<sup>®</sup> IDE.
- 2. Click Create Project. This opens up the New Project wizard. Click Next.
- Set the Project Name to proj\_synplify. Click Next.
- Under Project Type, select Post-synthesis Project. Click Next.



- 5. Under Add Netlist Sources, click Add Files, navigate to the Vivado\_Debug/synopsys/ rev\_1 folder, and select sinegen\_demo.edf. Click OK.
- 6. Add the netlist file created in the previous section. Click Add Files again, navigate to the proj\_synplify\_netlist/proj\_synplify\_netlist.runs/synth1 folder and select sinegen.dcp.

Add the DCP files created for the sub-module IPs in the previous section. Click Add **Directories** again, navigate to the proj\_symplify\_netlist/

proj\_synplify\_netlist.srcs/sources\_1/ip folder and select the following:

- sine\_high
- sine mid
- sine low

Click OK in the Add Source Files dialog box. In the Add Netlist Sources dialog box ensure that Copy Sources into Project is selected. Click Next.

- 7. Click Add Files, navigate to the Vivado\_Debug/src folder, and select the sinegen\_demo\_kc705.xdc file. This file has the appropriate constraints needed for this Vivado project. Click **OK** in the Add Constraints File dialog box. In the Add Constraints (optional) dialog box ensure that Copy Constraints into Project is selected. Click Next.
- 8. Under Default Part, select Boards and then select Kintex-7 KC705 Evaluation Platform and the right version number for your hardware. Click Next.
- 9. Under New Project Summary, ensure that all the settings are correct and click Finish.

**10.** In the Sources window, ensure sinegen\_demo.edf is selected as the top module.

### Step 5: Add More Debug Nets to the Project

- 1. In Vivado<sup>®</sup> IDE, in the Flow Navigator, select **Open Synthesized Design** from the Netlist Analysis folder.
- Select the Netlist tab in the Netlist window to expand Nets. Select the following nets for debugging:
  - GPIO BUTTONS c(2)
  - sine (20)

After selecting all the specified nets, right-click the nets and click Mark Debug, as shown in the following figure.



Sources Netlis	t ×			? _ 🗆 🖸	Sc
포 너희				٥	+
Nets (62) ✓ ● Nets (62) > 小 GPIO_E > 小 LEDS	BUTTO BUTTO BUTTO BUTT BUTTO BUTTO BUTTO n (4)	NS (2) ONS_c (2) NS_c_i (2) ONS_db (2) ONS_dly_1 (2) NS_dly_5 (2) ONS_re_1 (2) NS_re_5 (2)		Î	
> ∮r LEDS_i	n_c (1)	1			
> 「f sine (20	)	Bus Net Properties	Ctrl+E		
J clk	Ť	Mark Debug	6	~	
Bus Net Propertie		Unmark Debug Assign to Debug Port	, i i i i i i i i i i i i i i i i i i i	? _ O 🛚 X	890,0
-∰ sine		Select Driver Pin		← → ○	
Neme	Ы	Schematic	F4		
Number of nete:		Show Connectivity	Ctrl+T		
Number of fiels.		Show Hierarchy	F6		
	1	Highlight	۱.		
		Unhighlight			
	\$	Mark	+		
		Unmark	Ctrl+Shift+M		
General Scala	r	Go to Source	F7		

3. You should be able to see all the nets that are marked for debug, as shown in the following figure.





Tcl Console Messages Log Re	ports Desi	gn Runs	Debug ×
Q   素   ♦   兼   <b>+</b>   ≓			
Name	Driver Cell	Driver Pin	Probe Type
👻 🚍 Unassigned Debug Nets (30)			
> Jrt≋ GPIO_BUTTONS_c(2)	IBUF	0	
> J C GPIO_BUTTONS_db (2)	FDRE	Q	
> Jra GPIO_BUTTONS_dly_1 (2)	FDRE	Q	
> JFt GPIO_BUTTONS_re_1 (2)	FDRE	Q	
> √īr¤ sine (20)	FDRE	Q	
> Jr̃¤ sineSel (2)	FDRE	Q	
Debug Cores Debug Nets			

#### Running the Set up Debug Wizard

1. Click the **Set up Debug** icon in the Debug window or select the Tools menu, and select **Set up Debug**. The Set up Debug wizard opens.

Tcl Console	Messages	Log	Rep	oorts	Desi	gn Runs	Debug ×	C
Q   ¥   €	€   💦   +	*						
Name	Set Up	Debug		Driver	Cell	Driver Pin	Probe Typ	e
🗠 🖨 Unassig	ned Debug Ne	ets (30)						
> 🖟 🛱 GPI	O_BUTTONS_	<b>c</b> (2)		IBUF		0		
> 🖟 🛱 GPI	O_BUTTONS_	db (2)		FDRE		Q		
> 🖟 🛱 GPI	O_BUTTONS_	dly_1 (2)	)	FDRE		Q		
> 🖟 🛱 GPI	O_BUTTONS_	re_1 (2)		FDRE		Q		
> √jr≋ sine	e (20)			FDRE		Q		
> √∱≋ sine	eSel (2)			FDRE		Q		

2. Click through the wizard to create Vivado<sup>®</sup> logic analyzer debug cores, keeping the default settings.

*Note*: In the Specify Nets to Debug dialog box, ensure that all the nets marked for debug have the same clock domain.





# Step 6: Implementing the Design and **Generating the Bitstream**

- 1. In the Flow Navigator, under the Program and Debug drop-down list, click Generate Bitstream.
- 2. In the Save Project dialog box, click Save.
- 3. When the Bitstream generation finishes, the Bitstream Generation Completed dialog box pops-up and Open Implemented Design is selected by default. Click OK.
- 4. If you get a dialog box asking to close the synthesized design before opening the implemented design, click Yes.
- 5. Proceed to Chapter 6: Lab 5: Using the Vivado Logic Analyzer to Debug Hardware to complete the rest of this lab.





# Chapter 6

# Lab 5: Using the Vivado Logic Analyzer to Debug Hardware

The final step in debugging is to connect to the hardware and debug your design using the Integrated Logic Analyzer (ILA). Before continuing, make sure you have the KC705 hardware plugged into a machine.

In this step, you learn:

- How to debug the design using the Vivado<sup>®</sup> logic analyzer.
- How to use the currently supported Tcl commands to communicate with your target board (KC705).
- How to discover and correct a circuit problem by identifying unintended behaviors of the push-button switch.
- Useful techniques for triggering and capturing design data.

# Step 1: Verifying Operation of the Sine Wave Generator

After doing some setup work, you will use Vivado logic analyzer to verify that the sine wave generator is working correctly. Your two primary objectives are to verify that:

- All sine wave selections are correct.
- The selection logic works correctly.

#### **Target Board and Server Set Up**

- Connecting to the target board remotely: If you plan to connect remotely, you need to make sure that the KC705 board is plugged into a machine and you are running an hw\_server application on that machine. If you plan to connect locally, skip steps 1-5 below and go directly to the Connecting to the Target Board Locally section.
  - 1. Connect the Digilent USB JTAG cable of your KC705 board to a USB port on a Windows system.





- 2. Ensure that the board is plugged in and powered on.
- 3. Power cycle the board to clear the device.
- 4. Turn DIP switch positions (pin 1 on SW11, De-bounce Enable) to the OFF position.
- 5. 5. Assuming you are connecting your KC705 board to a 64-bit Windows machine and you will be running the hw\_server from the network instead of your local drive, open a cmd prompt and type the following:

```
<Xilinx_Install>\Vivado\2019.x\bin\hw_server
```

Leave this cmd prompt open while the hw\_server is running. Note the machine name that you are using, you will use this later when opening a connection to this instance of the hw\_server application.

- **Connecting to the Target Board Locally:** If you plan to connect locally, ensure that the KC705 board is plugged into a Windows machine and then perform the following steps:
  - 1. Connect the Digilent USB JTAG cable of your KC705 board to a USB port on a Windows system.
  - 2. Ensure that the board is plugged in and powered on.
  - 3. Power cycle the board to clear the device.
  - 4. Turn DIP switch positions (pin 1 on SW13, De-bounce Enable) to the OFF position.

#### Using the Vivado Integrated Logic Analyzer

1. In the Flow Navigator, under Program and Debug, select **Open Hardware Manager**.





2. The Hardware Manager window opens. Click **Open Target**  $\rightarrow$  **Open New Target**.

HARDWARE MANAGER - unconnected						
🚯 No hardware target is open. Op	en tar	get				
Hardware	ø	Auto Connect				
naruware		Recent Targets	- F			
		Available Targets on Server	- F			
		Open New Target				
			~~~~			
No conter	nt					

- 3. The Open New Hardware Target wizard opens. Click **Next**.
- 4. In the Hardware Server Settings page, type the name of the server (or select **Local server** if the target is on the local machine) in the Connect to field. Click **Next**.



🅕 Open New Hardware Target	<b>×</b>
Hardware Server Settings Select local or remote hardware server, then configure the host name and por server if the target is attached to the local machine; otherwise, use Remote se	settings. Use Local Ver.
<u>C</u> onnect to: Local server (target is on local machine) ✓	
Click Next to launch and/or connect to the hw_server (port 3121) application	on the local machine.
?     < Back	Einish Cancel

*Note*: Depending on your connection speed, this may take about 10 to 15 seconds.

5. If there is more than one target connected, you will see multiple entries in the Select **Hardware Target** page. In this tutorial, there is only one target, as shown in the following figure. Click **Next**.





🏊 Open New H	ardware Targe	t				<b>×</b>
Select Hardwa Select a hardware frequency. If you d	are Target e target from the li o not see the exp	st of available t ected devices,	argets, ther decrease th	n set the approp ne frequency or	oriate JTAG clock (TC select a different tar	CK) 🗼
Hardware <u>T</u> arg	ets					
Туре	Name		JTAG CIO	ck Frequency		
i xilinx_tcf	Xilinx/Port_#000	3.Hub_#0004	6000000	×		
Hardware <u>D</u> evi	<b>Ces</b> (for unknowr	Add Xili	nx Virtual Ca	able (XVC) ruction Registe	er (IR) length)	
Name	ID Code	IR Length				
Hardware serve	er: localhost:3121	0				
?		< <u>E</u>	ack	<u>N</u> ext >	<u>F</u> inish	Cancel

6. In the Open Hardware Target Summary page, click **Finish** as shown in the following figure.





🅕 Open New Hardware	e Target
VIVADO.	Open Hardware Target Summary
HLx Editions	<ul> <li>Hardware Server Settings:</li> <li>Server: localhost:3121</li> </ul>
	<ul> <li>Target Settings:         <ul> <li>Target: xilinx_tcf/Xilinx/Port_#0003.Hub_#0004</li> <li>Frequency: 6000000</li> </ul> </li> </ul>
E XILINX AL PROGRAMMABLE.	To connect to the hardware described above, click Finish
?	< <u>Back</u> Next > <u>Finish</u> Cancel

7. Wait for the connection to the hardware to complete. The dialog in following figure appears while hardware is connecting.



After the connection to the hardware target is made, the Hardware window appears as in the following figure.

*Note*: The Hardware tab in the Debug view shows the hardware target and XC7K325T device detected in the JTAG chain.





Hardware	? _ 🗆 🖒 X
$Q \mid \underbrace{\bigstar} \mid \diamondsuit \mid \bowtie \mid \bowtie \mid \boxtimes \mid \blacksquare \mid$	¢
Name	Status
<ul> <li>Iocalhost (1)</li> </ul>	Connected
✓ Ø xilinx_tcf/Xilinx/Port_#0003.Hu	Open
<ul> <li>xc7k325t_0 (1)</li> </ul>	Not programmed
🔯 XADC (System Monitor)	

8. Next, program the XC7K325T device using the previously created .bit bitstream by rightclicking the XC7K325T device and selecting **Program Device** as shown in the following figure.



9. In the Program Device dialog box verify that the .bit and .ltx files are correct for the lab that you are working on and click **Program** to program the device as shown in the following figure.



🔥 Program Device		×
Select a bitstream prog probes file that corresp	ramming file and download it to your hardware device. You can optionally select a debug onds to the debug cores contained in the bitstream programming file.	A
Bitstre <u>a</u> m file: Debug probes file: ☑ <u>E</u> nable end of st	C://ivado_Debug/2017.1/proj_netlist/proj_netlist.runs/impl_1/sinegen_demo.bit C://ivado_Debug/2017.1/proj_netlist/proj_netlist.runs/impl_1/sinegen_demo.ltx artup check	3 ··· 3 ···
?	<u>P</u> rogram	Cancel

**CAUTION!** The file paths of the bitstream and debug probes to be programmed will be different for different labs. Ensure that the relative paths are correct.

Note: Wait for the program device operation to complete. This may take few minutes.

10. Ensure that an ILA core was detected in the Hardware panel of the Debug view.



11. The Integrated Logic Analyzer dashboard opens, as shown in the following figure.





hw_	ia_1		? 🗆 🖒 X
	Waveform - hw_ila_1		? _ 🗆 ×
suo	Q   +   −   &   ▶   ≫   ■   ⊉   @   Q   X   +	12 2r + F   F*   * F   1-1	•
d Opt	ILA Status: Idle		^
hboar	Name Value 0 10	40  20  30  40  50  40  50  40  50  60  60  60  60  60  60  60  60  60  6	
Dash	\%_DONT_EAT       \%_GPIO_BUTTONS_db[1:0]       \%_GPIO_BUTTONS_dk[1:0]       \%_GPIO_BUTTONS_lBUF[1:0]       \%_GPIO_BUTTONS_re(1:0)       \%_Sel[1:0]       \%_Sel[1:0]		~ ~
1	Settings - hw_ila_1 Status - hw_ila_1 × ?	Trigger Setup - hw_ila_1 × Capture Setup - hw_ila_1	? _ 🗆
	· · · · · · · · · · · · · · · · · · ·	$ \mathbf{Q}_{1}  +   -   \mathbf{D}_{\mathbf{A}} $	
	Idle     Waiting for Trigger     Post-Trigger     Full       Capture status     Window 1 of 1     Window sample 0 of 1024     Total sample 0 of 1024       Idle     Idle     Idle     Idle	Press the 🕂 button to add probes.	

#### **Verifying Sine Wave Activity**

1. In the Hardware window, click **Run Trigger Immediate** to trigger and capture data immediately as shown in shown in the following figure.



2. In the Waveform window, verify that there is activity on the 20-bit sine signal as shown in the following figure.



	? _ 🗆 X
🕞 🔍	Q   X   •     •   •   •   •   •   •     •   •     •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   •   \bullet   \bullet
	1,023
Value	
0	
0	
0	0
0	0
0	0
0	0
05133	
	Updated at: 2017-Mar-16 14:59:13
	Value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

#### **Displaying the Sine Wave**

1. Right-click U\_SINEGEN/sine[19:0] signals, and select Waveform Style → Analog as shown in the following figure.

Waveform - hw_ila_1 ? _ 🗆 ×							
Q   <b>+</b>   <b>−</b>   ϑ   ▶   ≫	📑 🔁	Q   X   • [   • [   • [ ] ±   ±   • [   • [   • [   • [ ]   • [ ] ] ] ♦					
ILA Status:Idle		1,023 ^					
Name	Value						
<pre>     DONT_EAT     GPI0_BUTTONS_db[1:0]     di GPI0_BUTTONS_db[1:0]     di GPI0_BUTTONS_IBUF[1:0]     di GPI0_BUTTONS_re[1:0]     di U_SINEGEN/sel[1:0]     GU_SINEGEN/sine[19:0] </pre>	0 0 0 0 05133						
	4	Updated at: 2017-Mar-16 14:59:13					
	<b>`</b>						



**CAUTION!** The waveform does not look like a sine wave. This is because you must change the radix setting from Hex to Signed Decimal, as described in the following subsection.

2. Right-click U\_SINEGEN/sine[19:0] signals, and select Radix → Signed Decimal.

You should now be able to see the high frequency sine wave as shown in the following figure instead of the square wave.





Waveform - hw_ila_1 ? _ 🗆 ×								
Q   +   −   &   ▶   ≫	🕒 🕒	•   +F   I=I		0				
ILA Status: Idle						1,023		
Name	Value	•	200	400	600	800  1, <mark>0</mark>		
U DONT_EAT	0							
> Variable Set Set Set Set Set Set Set Set Set Se	0	(		0				
> M GPIO_BUTTONS_dly[1:0]	0			0				
> V GPIO_BUTTONS_IBUF[1:0]	0			0				
GPIO_BUTTONS_re[1:0]	0			0				
> ₩ U_SINEGEN/sel[1:0] > ₱ U_SINEGEN/sine[19:0]	0 20787			0				
	<	Updated at: 2017-Ma	ar-16 14:59:13			~		

#### **Correcting Display of the Sine Wave**

To view the mid, and low frequency output sine waves, perform the following steps:

1. Cycle the sine wave sequential circuit by pressing the GPIO\_SW\_E push button as shown in the following figure.



2. Click **Run Trigger Immediately** again to see the new sine selected sine wave. You should see the mid frequency as shown in the following figure. Notice that the sel signal also changed from 0 to 1 as expected.

Waveform - hw_ila_1 ? _ D ×							
Q   +   −   &   ▶   🗞   ■	🕒 🔍 e	λ   Σ   ••     •   •   •   •   •   •   •					
ILA Status: Idle		1,023					
Name	Value	a  0 200 400 600 800 800 1,0					
U DONT_EAT	0						
> 🔣 GPIO_BUTTONS_db[1:0]	0	0					
> 💐 GPIO_BUTTONS_dly[1:0]	0	0					
> 🔣 GPIO_BUTTONS_IBUF[1:0]	0						
> 🔣 GPIO_BUTTONS_re[1:0]	0	0					
> 📲 U_SINEGEN/sel[1:0]	1	1					
> 🍕 U_SINEGEN/sine[19:0]	-83150						
	$\langle \rangle$	Updated at: 2017-Mar-16 15:02:38					

3. Repeat step 1 and 2 to view other sine wave outputs.





Waveform - hw_ila_1						? _ 🗆 ×
Q   +   -   &   >   >	🕞 🔍 🛛	ə.   🔀   📲   🖊	N   1≝   ≝r   +F	<b>[</b> ←   →]    →		٥
ILA Status:Idle						1,023 ^
Name	Value		200 .	400 .	600 .	800 ,  1, <mark>0</mark>
1 DONT_EAT	0					
> 📑 GPIO_BUTTONS_db[1:0]	0			0		
> GPIO_BUTTONS_dly[1:0]	0	<u></u>		0		
	0	►		0		
U_SINEGEN/sel[1:0]	2			2		
	077407					
- U_SINEGEN/SINe[19:0]	-3//48/					
		Updated at: 2017-	Mar-16 15:03:22			~
	< >	< <				>
Waveform - hw_ila_1						? _ 🗆 X
Q   +   −   &   ▶   ≫	🛛 🕞 🔍 🔍	Q   X   📲   H	N   ±   ±   +	<b>Fe</b>   +F   I=I		٥
ILA Status: Idle						1,023
Name	Value		200	400	600	800  1,c
He DONT_EAT	0					
> M GPIO_BUTTONS_db[1:0]	0	0		0		
	0			0		
> Selo_BOTTONS_BOF[1:0]	0			0		
> V_SINEGEN/sel[1:0]	3			3		
	75777					
S - O_SINEGEN/SINE[19:0]	15///					
		_				
		Updated at: 2017-	-Mar-16 15:03:56			<u> </u>

**Note:** As you sequence through the sine wave selections, you may notice that the LEDs do not light up in the expected order. You will debug this in the next section of this tutorial. For now, verify for each LED selection, that the correct sine wave displays. Also, note that the signals in the Waveform window have been re-arranged in the previous three figures.

# Step 2: Debugging the Sine Wave Sequencer State Machine (Optional)

As you corrected the sine wave display, the LEDs might not have lit up in sequence as you pressed the Sine Wave Sequencer button. With each push of the button, there should be a single, cycle-wide pulse on the GPIO\_BUTTONS\_re[1] signal. If there is more than one, the behavior of the LEDs becomes irregular. In this section of the tutorial, use Vivado logic analyzer to probe the sine wave sequencer state machine, and to view and repair the root cause of the problem.

Before starting the actual debug process, it is important to understand more about the sine wave sequencer state machine.



#### Sine Wave Sequencer State Machine Overview

The sine wave sequencer state machine selects one of the four sine waves to be driven onto the sine signal at the top-level of the design. The state machine has one input and one output. The following figure shows the schematic elements of the state machine. Refer to this diagram as you read the following description and as you perform the steps to view and repair the state machine glitch.

- The input is a scalar signal called "button". When the button input equals "1", the state machine advances from one state to the next.
- The output is a 2-bit signal vector called "Y", and it indicates which of the four sine wave generators is selected.

The input signal button connects to the top-level signal GPIO\_BUTTONS\_re[1], which is a low-to-high transition indicator on the Sine Wave Sequencer button. The output signal Y connects to the top-level signal, sineSel, which selects the sine wave.





#### Viewing the State Machine Glitch

You cannot troubleshoot the issue identified above by connecting a debug probe to the GPIO\_BUTTON [1] input signal itself. The GPIO\_BUTTON [1] input signal is a PAD signal that is not directly accessible from the FPGA fabric. Instead, you must trigger on low-to-high transitions (rising edges) on the GPIO\_BUTTON\_IBUF signal, which is connected to the output of the input buffer of the GPIO\_BUTTON [1] input signal.

As described earlier, the glitch reveals itself as multiple low-to-high transitions on the GPIO\_BUTTONS\_IBUF\_1 signal, but it occurs intermittently. Because it could take several button presses to detect it, you will now set up the Vivado logic analyzer tool to Repetitive Trigger Run Mode. This setting makes it easier to repeat the button presses and look for the event in the Waveform viewer.

- 1. Under the Settings tab for hw\_ila\_1, configure the following:
  - Trigger Mode to BASIC\_ONLY
  - Capture Mode to BASIC
  - Window Data Depth to 1024



- Trigger position to 512
- Press the + button in the Trigger Setup window and add probe GPIO\_BUTTONS\_IBUF\_1. Change the Value field to RX by selecting the value RX in the Value field, as shown in the following figure.

Waveform - hw_ila_1									? _ 🗆 ×
Q + - <b>b</b> > -	👍 🔍 Q	X   <b>+</b> [   F	( ) H   12	±r +Γ					0
ILA Status: Idle									1,023
Name	Value	°	200		400	600		800	
U DONT_EAT 0									
GPIO_BUTTONS_db[1:0]     GPIO_BUTTONS_db[1:0]		<u> </u>			0				
> ₩ GPIO_BUTTONS_IBUF[1:0] 0					0				
> W GPIO_BUTTONS_re[1:0] 0					0				
7 WE O_SINEGEN/Sel[1.0] 3		<u> </u>			3				
U_SINEGEN/sine[19:0]	183094								
		Updated at: 20	17-Mar-16	15:08:22					·
<	>	<							
Settings - hw_ila_1 × Status - hw_ila_1	1		? _ 🗆	Trigger Setup	- hw_ila_1 $\times$	Capture Set	up - hw_ila_'	1	? _ 🗆
Trigger Mode Settings			Â	Q + -	Ð,				
Trigger mode: BASIC_ONLY	~		- 11	Name		Operator	Radix	Value	Port
			- 11	GPIO_BUTTO	NS_IBUF[1:0]	•	[B] •	XX	<ul> <li>probe3[1:0]</li> </ul>
			- 11						
Capture Mode Settings			- 11						
Capture mode: ALWAYS	~		- 11						
Number of windows: 1	[1 - 1024]		- 11						
Window data depth: 1024	✓ [1 - 1024]		- 11						
Trigger position in window: 512	[0 - 1023]		- 11						
General Settings			- 11						
Refresh rate: 500 ms									
Relieshidle. 500 Ins			$\sim$	<					
Trigger Setup - hw_ila_1 ×	Capture Set	up - hw_ila_1			? _ □				
Q + - D,									
Name	Operator	Radix	Value		Port				
GPIO BUTTONS IBUF[1:0]	== *	(B) •	XX	~	probe3[1:0]				
		Value:	XX						
		ОК	0	Cancel					

**CAUTION!** For different labs the GPIO\_BUTTONS\_IBUF may show up differently or have a different name such as button\_in4\_in. This may also show up as two individual bits or two bits lumped together in a bus. Ensure that you are using bit 1 of this bus to set up your trigger condition. For example in case of a two-bit bus, you will set the Value field in the Compare Value dialog box to RX.

2. Select Enable Auto Re-trigger mode on the ILA debug core as shown below.





**CAUTION!** The ILA properties window may look slightly different for different labs.

When you issue a Run Trigger or a Run Trigger Immediate command after setting the Auto Retrigger mode, the ILA core does the following repetitively until you disable the Auto Retrigger mode option.

• Arms the trigger.

- Waits for the trigger.
- Uploads and displays waveforms.
- 3. On the KC705 board, press the Sine Wave Sequencer button until you see multiple transitions on the GPIO\_BUTTONS\_IBUF\_1 signal (this could take 10 or more tries). This is a visualization of the glitch that occurs on the input. An example of the glitch is shown in the following two figures.

**CAUTION!** You may have to repeat the previous two steps repeatedly to see the glitch. Once you can see the glitch, you may observe that the signal glitches are not at exactly the same location as shown in the figure below.







hw_ila_data_1.wcfg*		
<b>≥</b> □		
Rame Name	Value	500  505  510  515  520  525  530  539
🔍 🖽 📲 U_SINEGEN/sel[1:0]	3	
🔍 🖬 🖬 GPIO_BUTTONS_re[1:0]	0	0 (2)(0)(2)(0)(2) 0
🔍 🖽 🖬 GPIO_BUTTONS_dly[1:0]	2	0 (\$\$\\$\\$\\$\\$\\$\\$\\$
EF M GPIO_BUTTONS_db[1:0]	0	O
   ■   ■ ■ U_SINEGEN/sine[19:0]	105321	
한 111111111111111111111111111111111111		
GPIO_BUTTONS_IBUF[0:0]	0	
	1	
10		
	۲ ( )	<ul> <li>III.</li> </ul>

# Fixing the Signal Glitch and Verifying the Correct State Machine Behavior

The multiple transition glitch or "bounce" occurs because the mechanical button is making and breaking electrical contact just as you press it. To eliminate this signal bounce, a "de-bouncer" circuit is required.

- 1. Enable the de-bouncer circuit by setting DIP switch position on the KC705 board (labeled De-bounce Enable in Figure 1: KC705 Board Showing Key Components) to the ON or UP position.
- 2. Enable the Auto-Retrigger mode on the ILA debug core and click RunTrigger on the ILA core, and
  - Ensure that you no longer see multiple transitions on the GPIO\_BUTTON\_re[1] signal on a single press of the Sine Wave Sequencer button.
  - Verify that the state machine is working correctly by ensuring that the sineSel signal transitions from 00 to 01 to 10 to 11 and back to 00 with each successive button press.

# Verifying the VIO Core Activity (Only applicable to Lab 3)

1. From the Program and Debug section in Flow Navigator, click **Open Hardware Manager**.







The Hardware Manager window opens.

2. Click Open a new hardware target.

HARDWARE MANAGER - unconnected									
1 No hardware target is open. Open target									
Hardware	ø	Auto Connect							
		Recent Largets							
		Available Targets on Server	•						
		Open New Target							
			-UZ-						
No conten	it								

- 3. The Open New Hardware Target wizard opens. Click Next.
- 4. In the Hardware Server Settings page, type the name of the server (or select **Local server** if the target is on the local machine) in the Connect to field.



- 5. Ensure that you are connected to the right target by selecting the target from the Hardware Targets page. If there is only one target, that target is selected by default. Click **Next**.
- 6. In the Set Hardware Target Properties page, click Next.
- 7. In the Open Hardware Target Summary page, verify that all the information is correct, and click **Finish**.
- 8. Program the device by selecting and right-clicking the device in the Sources window and then selecting **Program Device**.



9. In the Program Device dialog box, ensure that the bit file to be programmed is correct. Click **OK**.

🍌 Program Device		×
Select a bitstream prog that corresponds to the	ramming file and download it to your hardware device. You can optionally select a debug probes file debug cores contained in the bitstream programming file.	•
Bitstre <u>a</u> m file: Debu <u>q</u> probes file:	C:/Vivado_Debug/2017.1/proj_hdl_vio/proj_hdl_vio.runs/impl_1/sinegen_demo_inst_vio.bit C:/Vivado_Debug/2017.1/proj_hdl_vio/proj_hdl_vio.runs/impl_1/sinegen_demo_inst_vio.ltx	
✓ Enable end of st	artup check	-
<b>?</b>	<u>Erogram</u> Cancel	

10. After the FPGA device is programmed, you see the VIO and the ILA core in the Hardware window.



Hardware	? _ 🗆	c ×
$Q_{1}\mid \underbrace{\texttt{A}}_{1}\mid \diamondsuit \mid \varnothing \mid \mathrel{\blacktriangleright}_{1}\mid \bigotimes \mid \blacksquare \mid$		•
Name	Status	
Y 📱 localhost (1)	Connected	
✓ Ø xilinx_tcf/Xilinx/Port_#0003.Hu	Open	
xc7k325t_0 (3)	Programmed	
🔯 XADC (System Monitor)		
🥶 hw_ila_1 (U_ILA)	Oldle	
🥶 hw_vio_1 (U_VIO)	OK - Outputs Reset	

You now have a debug dashboard for the ILA core as shown in the following figure.

hw_	ila_1							? 🗆 🖾 🗙
	Waveform - hw_ila_1							? _ 🗆 ×
suo	Q   +   −   &   ►   ≫   ■	🕒 🔍 Q	121 <b>- F</b>   H	H   🖆   🗄   4	f   Fe   af   bi			٥
rd Opt	ILA Status: Idle							^
shboa	Name	Value	°	·····	20	40	50 6	0
Das	> w GPIO_BUTTONS_dM(f10) > M GPIO_BUTTONS_dM(f10) M GPIO_BUTTONS_re_[110] % push_button_reset_1 % push_button_riso > M sine(f10) > w sineSel(f10)	<	<					v X
	Settings - hw_ila_1 Status - hw_ila_1	×		? _ 🗆	Trigger Setup - hw_ila_1 ×	Capture Setup - hw_ila_1		? _ 🗆
	🕑 🕨 🔉 📕 🖏				Q + - D			
	Core status Idle Pre-Trigger Capture status Window 1 of 1 Vindow sam Idle Id	Waiting for Tr ple 0 of 1024 Tot le	igger Post-Trigge al sample 0 of 1024 Idle	r Full		Pressthe 🕂 bu	tton to add probes.	

11. Click **Run Trigger Immediate** to capture the data immediately.







- 12. Make sure that there is activity on the sine [19:0] signal.
- 13. Select the sine signal in the Waveform window, right-click and select Waveform Style  $\rightarrow$  Analog.
- 14. Select the sine signal in the Waveform window again, right-click and select **Radix** → **Signed Decimal**. You should be able to see the sine wave in the Waveform window.



- 15. Instead of using the GPIO\_SW push button to cycle through each different sine wave output frequency, you are going to use the virtual "push\_button\_vio" toggle switch from the VIO core.
- 16. You can now customize the ILA dashboard options to include the VIO window. This allows you to toggle the VIO output drivers and observe the impact on the ILA waveform window all in one dashboard. Slide out the Dashboard Options window.



17. Add the VIO window to the ILA dashboard by selectinghw\_vio\_1.





*Note:* The ILA dashboard now contains the VIO window as well.

18. Adjust the Trigger Setup – hw\_ila\_1 window and the hw\_vio\_1 window so that they are side by side as shown in the following figure.





Waveform - hw_iia_1 ? _ 🗆 ×									
Q + - & > > E B Q Q X - I H H ± ± + F F H									
ILA Status:Idle				_			1,023	^	
Name	Value	0	200	400	600		900  1,		
<pre>&gt; M GPIO_BUTTONS_dly[1:0] &gt; M GPIO_BUTTONS_dly[1:0] &gt; M GPIO_BUTTONS_re_1[1:0] W push_button_reset_1 W push_button_vio &gt; % sine[19:0] &gt; M sineSel[1:0]</pre>	0 0 0 -23169 0	Updated at: 2017-M	ar-17 11:25:19					~ ~	
Settings - hw_ila_1 Status - hw_ila_1	Trigger Setu	p-hw × ? _ □	hw_vio_1 × Captu	ure Setup - hw_ila	L1		? _		
Q + - D			Q   素   ≑   +   =						
Press the 🕂 but		Press th	he 🕂 button to add	d probes.					

19. In the hw\_vio\_1 window, select the "+" button, and select all the probes under hw\_vio\_1.

#### 20. Click **OK**.

Note: The initial values of all the probes.







21. Note the values on all probes in the hw\_vio\_1 window.





Waveform - hw_ila_1	Waveform - hw_ila_1 ? _ D ×								
Q + − ♂ ► ≫ ■ 🕒 @	ର   🔀   📲   🖬   ୮	N   12   2r   +F   Fe   →	<b>■</b>		٥				
ILA Status: Idle					1,023 ^				
Name Value		200 400	L leóo	)	0 1. <mark>0</mark>				
> M_GPIO_BUTTONS_dly[1:0]         0           > M_GPIO_BUTTONS_dly[1:0]         0           > M_GPIO_BUTTONS_re_1[1:0]         0           > M_gPIO_BUTTONS_re_1[1:0]         0           > M_gPIO_BUTTONS_reset_1         0           > M_gpio_button_vio         0           > M_gsine[19:0]         -23169           > M_gsineSel[1:0]         0	Updated at: 2017-M	ar-17 11:25:19							
settings - nw_ila_1 Status - hw_ila_1 Trigger Set	ıp-nw × ? _ □	nw_vio_1 × Capture Set	tup - nw_ila_1		? _ 🗆				
		Q ± ≡ + =							
Press the 🕂 button to add probe	s.	Name DONT_EAT GPI0_BUTTONS_re[1:: Push_button_reset push_button_vio_1 SineSel_1[1:0]	Value         Acti           [B] 0         1           [B] 0         ▼           [B] 0         ▼           [B] 0         ▼           [H] 0         ▼	Directi VIO Input hw_vio_1 Input hw_vio_1 Output hw_vio_1 Output hw_vio_1 Input hw_vio_1					

22. Set the push\_button\_reset output probe by right-clicking **push\_button\_reset** and select **Toggle Button**.

This will toggle the output driver from logic from '0' to '1' to '0' as you click. It is similar to the actual push button behavior, though there is no bouncing mechanical effect as with a real push button switch.





hw_vio_1 × Capture Setu	p - hw_ila_1				? _ 🗆
Q   素   <b>≑</b>   <b>+</b>   <b>-</b>					
Name	Value	Activity	Direction	VIO	
Ъ DONT_EAT	[B] 0		Input	hw_vio_1	
Is GPIO_BUTTONS_re[1:1]	[B] 0		Input	hw_vio_1	
∿a push_button_rese*		Destruction	<u></u>	hw_vio_1	
∿a push_button_vio_	Debug Probe	Properties	Ctrl+E	hw_vio_1	
> ≒ sineSel_1[1:0]	Text		hw_vio_1		
	Active-High B	utton			
	Active-Low Bu	utton			
	Toggle Button				
	Radix		65		? _ 🗆 🖸
	Rename				
	Name		+		^
	Remove		Delete		
mand 'import_hw_ila_da	Export to Spre	eadsheet		Data menu it	em to impo

The Value field for push\_button\_reset is highlighted.

23. Click in the **Value** field to change its value to 1.

hw_vio_1 × Capture Setup	- hw_ila_1				? _ 🗆
Q   ¥   ♦   +   -					
Name	Value	Activity	Direction	VIO	
∿ DONT_EAT	[B] 0		Input	hw_vio_1	
৳ GPIO_BUTTONS_re[1:1]	[B] 0		Input	hw_vio_1	
ush_button_reset	1		Output	hw_vio_1	
ৰ push_button_vio_1	0		Output	hw_vio_1	
> ⅓ sineSel_1[1:0]	[H] 0		Input	hw_vio_1	

- 24. Follow the step above to change the push\_button\_vio to Toggle button as well.
- 25. Set these two bits of the "sineSel" input probe by right-clicking **PROBE\_INO[0] and PROBE\_INO[1]** and selecting **LED**.



hw_vio_1 × Capture Se	etup	- hw_ila_1				
Q   ¥   €   +   -						
Name		Value	Activity	Direction	VIO	
□ DONT_EAT		[B] 0		Input	hw_vio_1	
৳ GPIO_BUTTONS_re[1	1:1]	[B] 0		Input	hw_vio_1	
نه push_button_reset		1		Output	hw_vio_1	
ৰ push_button_vio_1		0		Output	hw_vio_1	
> isineSel_1[1:0]		[H] 0		Input	hw_vio_1	
		Debug Pr	obe Propert	ties Ctrl+E		
	•	Text				
		LED			12 A	
		Radix		Þ		
		Activity Pe	rsistence	Þ		
n_noi!!]]		Rename				
		Name		Þ		
		Remove		Delete		
		Export to	Spreadshee	et		

26. In the Select LED Colors dialog box, pick the **Low Value Color** and the High Value Color of the LEDs as you desire and click **OK**.

🍌 Select LED Cold	ors 🔀
Low Value Color:	Gray 🗸
<u>H</u> igh Value Color:	\varTheta Red 🗸
ОК	Cancel

27. When finished, your VIO Probes window in the Hardware Manager should look similar to the following figure.



hw_vio_1 × Capture Setup	- hw_ila_1				? _ 🗆
Q   素   <b>≑</b>   +   <b>-</b>					
Name	Value	Activity	Direction	VIO	
▹ DONT_EAT	[B] 0		Input	hw_vio_1	
I GPIO_BUTTONS_re[1:1]	[B] 0		Input	hw_vio_1	
ush_button_reset	1		Output	hw_vio_1	
∿a push_button_vio_1	0		Output	hw_vio_1	
> ⅓ sineSel_1[1:0]	[H] 0		Input	hw_vio_1	

- 28. To cycle through each different sine wave output frequency using the virtual "push\_button\_vio" from the VIO core, perform the following simple steps:
  - a. Toggle the value of the "push\_button\_vio" output driver from 0 to 1 to 0 by clicking on the logic displayed under the Value column. You will notice the sineSel LEDs changed accordingly 0, 1, 2, 3, 0, etc...

hw_vio_1 × Capture Setup	- hw_ila_1				? _
Q   ¥   ♦   +   -					
Name	Value	Activity	Direction	VIO	
∿ DONT_EAT	[B] 0		Input	hw_vio_1	
BUTTONS_re[1:1]	[B] 0		Input	hw_vio_1	
ush_button_reset	0		Output	hw_vio_1	
✓ iie sineSel_1[1:0]	[H] 1		Input	hw_vio_1	
_ sineSel_1[1]	٠		Input	hw_vio_1	
∫ sineSel_1[0]	•		Input	hw_vio_1	
∿a push_button_vio_1	1		Output	hw_vio_1	

b. Click **Run Trigger** for hw\_ila\_1 to capture and display the selected sine wave signal from the previous step.








#### Chapter 7

### Lab 6: Using the ECO Flow to Replace Debug Probes Post Implementation

This simple tutorial shows you how to replace nets connected to an ILA core in a placed and routed design checkpoint using the Vivado<sup>®</sup> Design Suite Engineering Change Order (ECO) flow.

**Note:** To learn more about using the ECO flow, refer to the *Debugging Designs Post Implementation* chapter in the Vivado Design Suite User Guide: Programming and Debugging (UG908).

- 🍌 Vivado 2018.1 - • • Eile Flow Tools Window Help Q+ Quick Access Project **E** XILINX Checkpoint Open... 62 IP Exit Create Pr Tasks Manage IP > Open Hardware Manager > Xilinx Tcl Store > Learning Center Documentation and Tutorials > Ouick Take Videos Release Notes Guide > Tcl Conso ПЦХ 0, | ≍ | ≑ | || | 🖬 | 🖬 | 🗰 Dpen a checkpoint file containing a netlist, XDC constraints, and a physical database
- 1. Open the Vivado<sup>®</sup> Design Suite, and select File  $\rightarrow$  Open Checkpoint.





2. Open the routed checkpoint that you created in Chapter 3: Lab 2: Using the HDL Instantiation Method to Debug a Design.

🅕 Open Checkpoint	×
Look in: 🚚 impl_1	✓ Ø S = ¥ A Z × S = E
<ul> <li>J.Xii</li> <li>A sinegen_demo.dcp</li> <li>A sinegen_demo_opt.dcp</li> <li>A sinegen_demo_placed.dcp</li> </ul>	Recent Directories         C://ivado_Debug/2017.1/proj_netlist/proj_netlist.runs/impl_1         File Preview
sinegen_demo_routed.dcp	File: sinegen_demo_routed.dcp Directory: C://ivado_Debug/2017.1/proj_netlist/proj_netlist.runs/impl_1 Created: Wednesday 03/15/17 02:54 PM Modified: Wednesday 03/15/17 02:54 PM Size: 4.5 MB Type: Checkpoint design Owner: XLNX\smitha
File name: sinegen_demo_routed.dcp	
Files of type: Vivado Checkpoint Files (.dcp)	♥
	OK Cancel

Change the layout in the Vivado Design Suite toolbar dropdown to ECO.



## XILINXChapter 7: Lab 6: Using the ECO Flow to Replace Debug Probes Post Implementation



Note: The Flow Navigator window now changes to ECO Navigator with a different set of options.







3. In the ECO Navigator window, click **Replace Debug Probes** to bring up the Replace Debug Probes dialog box. Note the Debug Hub and ILA cores in the design.



XILINX*Chapter 7:* Lab 6: Using the ECO Flow to Replace Debug Probes Post Implementation

changes in the Vivado Hardware Mar	nager, regenerate the debug probes file (LT	X). 🖊
	F	
Search: Q-		
Name	Probe	
Ch 13	_ I ¥ U_SINEGEN/sine[13]	0^
Ch 14	_	0
Ch 15	_ ¥ U_SINEGEN/sine[15]	0
Ch 16	_	0
Ch 17	_	0
Ch 18	_	0
Ch 19	_	0
probe2 (2)		
Ch 0	_	0
Ch 1	_	0
✓  probe3 (2)		
Ch 0	_	0
Ch 1	_	0
probe4 (2)		
Ch 0	_	0
Ch 1	_ SPIO_BUTTONS_dly[1]	0
probe5 (2)		
Ch 0	_	0 ~
Probes changed: 0		

**IMPORTANT!** Xilinx strongly recommends that you do not replace the clock nets associated with ILA and Debug Hub cores.

- 4. In the Replace Debug Probes dialog box, highlight the probes whose nets you want to change. In this lab we will replace the GPIO\_BUTTONS\_dly[0] net that is being probed.
- 5. Click the **Edit Probes** button to the right of the GPIO\_BUTTONS\_dly[0] probe net to bring up the Choose Nets dialog box.

## XILINXChapter 7: Lab 6: Using the ECO Flow to Replace Debug Probes Post Implementation

🕕 Replace Debug Probes	<b>×</b>
Use the Edit Probes button to replace one of changes in the Vivado Hardware Manager, I	or more debug probes. To reflect these regenerate the debug probes file (LTX).
Search: Q-	
Name	Probe
Ch 13	「∗U_SINEGEN/sine[13] // ^
Ch 14	「∗U_SINEGEN/sine[14]
Ch 15	「 ¥ U_SINEGEN/sine[15]
Ch 16	「 ¥ U_SINEGEN/sine[16]
• Ch 17	「 ¥ U_SINEGEN/sine[17]  ⊘
• Ch 18	「 ¥ U_SINEGEN/sine[18]
• Ch 19	「 ¥ U_SINEGEN/sine[19]
✓	
• Ch 0	_ SPIO_BUTTONS_IBUF[0]
• Ch 1	_ SPIO_BUTTONS_IBUF[1]  ⊘
✓	
• Ch 0	「★ GPIO_BUTTONS_db[0] /
• Ch 1	_ SPIO_BUTTONS_db[1]
probe4 (2)	
Och 0	_ SPIO_BUTTONS_dly[0]
• Ch 1	「∗ GPIO_BUTTONS_dly[1]
✓ ₱ probe5 (2)	
Ch 0	「 * GPIO_BUTTONS_re[0]
Probes changed: 0	
	OK Cancel

6. In the Choose Nets dialog box, choose the U\_DEBOUNCE\_0/clear net to replace the existing GPIO\_BUTTONS\_dly[0] probe net. Click **OK**.



Choose Nets				×
Choose nets to replace existing probes.				4
Properties				
NAME 🗸	~	*	⊗ +	
<u>R</u> egular expression	ispla	ay uni	que nets	
Of objects:				
Found: 12857		Ein	Selected: 0 of 1 AL 3	<b>1</b>
∫ <const0></const0>	^		Z* A	.+
∫ <const1></const1>	U			
∫ clk				
J clk_ibufgds				×
		+		Ŧ
<sup>D</sup> CLC_F		±	Use the buttons on the left to copy Nets into this List.	+
F dbg_hub/inst/ <const0></const0>		-		+
∫ dbg_hub/inst/BSCANID.u xsdbm_id/ <const1></const1>				<u>+</u>
∫ dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[0]				
_f dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[1]				
			OK	cel

 Type for "\*clear net" in the Name field and Click Find. Notice the U\_DEBOUNCE\_0 net in the Found nets area. Select U\_DEBOUNCE\_0/clear net using the "->" arrow and click OK. The U\_DEBOUNCE\_0/clear net to replaces the existing GPIO\_BUTTONS\_dly[0] probe net.





i Choose Nets				×
Choose nets to replace existing probe	9 <b>5</b> .			4
Properties				
NAME ~	contains ~	*cle	ar 🛛 🗧 🕇	
<u>R</u> egular expression <u>Search</u>	nierarchically 🗹 <u>D</u> ispi	ay unio	que nets	
Of objects:				
		Ein	d	
Found: 68			Selected: 0 of 1	ļ
U_DEBOUNCE_0/clear				
」 u_ila_0/inst/ila_core_inst/u_ila_r	egs/CNT.CNT_SRL			
∫ u_ila_0/inst/ila_core_inst/u_ila_r	egs/CNT.CNT_SRL			×
」 u_ila_0/inst/ila_core_inst/u_ila_r	egs/CNT.CNT_SRL	+		Ť
∫ u_ila_0/inst/ila_core_inst/u_ila_r	regs/MU_SRL[0].mu	≠	Use the buttons on the left to copy Nets into this List.	Ť
」 u_ila_0/inst/ila_core_inst/u_ila_r	egs/MU_SRL[1].mu			*
J u_ila_0/inst/ila_core_inst/u_ila_r	egs/MU_SRL[2].mu egs/MU_SRL[3].mu			×
	regs/MU_SRL[4].mu			
<	>			
			OK	cel

Send Feedback



i Choose Nets	×
Choose nets to replace existing probes.	4
Properties	
NAME	⊙ +
□ <u>R</u> egular expression <u>Z</u> <u>S</u> earch hierarchically <u>Z</u> <u>D</u> isplay unique nets	
Of objects:	
Eind	
Found: 68 Selected: 1 of 1	2. AL
L dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U	
_F U_DEBOUNCE_0/clear	
_ u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL	
L u_ila_0/inst/ila_core_inst/u_ila_regs/CNT_CNT_SRL	×
	Ŧ
□ u_ia_o/instila_core_inst/u_ila_regs/MU_SRI (0) mu	÷
Fu ila 0/instila_core_inst/u ila regs/MU_SRI [1] mu Copy selected Nets into the Selection List	+
∫ u ila 0/inst/ila core inst/u ila regs/MU SRL[2].mu	+
⊥ u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu	
uila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu	
< > ~	
ок	Cancel

8. Now click **OK** in the Replace Debug Probes dialog. An additional dialog box may appear if the nets were marked with DONT\_TOUCH indicating that it must be removed to proceed. If so, click **Unset Property and Continue**.

Send Feedback

**XILINX***Chapter 7:* Lab 6: Using the ECO Flow to Replace Debug Probes Post Implementation

Replace Debug Probes Use the Edit Probes button to replace one changes in the Vivado Hardware Manager	or more debug probes. To reflect thes	• •
	, - 5	
Search: Q-		
Name	Probe	
Ch 13	「¥ U_SINEGEN/sine[13]	0 ^
Ch 14	_ I ¥ U_SINEGEN/sine[14]	0
Ch 15	_ I ¥ U_SINEGEN/sine[15]	0
Oh 16	_	0
• Ch 17	_ I ¥ U_SINEGEN/sine[17]	0
Ch 18	_ I * U_SINEGEN/sine[18]	0
Och 19	_	0
✓		
• Ch 0	_	0
• Ch 1	_	0
probe3 (2)		-88
Och 0	_	0
• Ch 1	_	0
✓ Improbe4 (2)	<b>.</b>	
Ch 0	U_DEBOUNCE_0/clear	e
• Ch 1	_ * GPIO_BUTTONS_dly[1]	
✓ III probe5 (2)		ß
		0 V
Propes changed: 1	ОК Са	incel



**IMPORTANT!** Check the Tcl Console to ensure that there are no Warnings/Errors.



### XILINXChapter 7: Lab 6: Using the ECO Flow to Replace Debug Probes Post Implementation

Tcl Console x Messages Debug Package Pins VO Ports	? _ 🗆 🖸
<pre>show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ] show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*clear*" ] modify_debug_ports -probes [list [u_ila_0/probe1 00 U_DEDOUNCE_0/clear]] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2884.758 ; gain = 0.000 INF0: [Vivado_Tcl 4-963] Removed DONT_TOUCH property on net U_SINEGEN/sine[0] to prepare for debug probe changes. INF0: [Vivado 12-3773] the DONT_TOUCH property on this net is implied by a MARK_DEBUG. Setting the DONT_TOUCH property to FALSE or</pre>	<pre>^ 0 will enable</pre>
Starting Physical Synthesis Task Phase 1 Physical Synthesis Initialization INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs INFO: [Physopt 32-668] Current Timing Summary   WNS=0.594   TNS=0.000   WHS=0.060   THS=0.000   Phase 1 Physical Synthesis Initialization   Checksum: 1f020a08d <	,
Tcl Console × Messages Debug Package Pins I/O Ports	? _ 🗆 🖸
Tcl Console     ×     Messages     Debug     Package Pins     I/O Ports       Q     ★     ↓     ↓     ↓     ↓     ↓	? _ 🗆 🖸
Tcl Console       ×       Messages       Debug       Package Pins       I/O Ports         Q       ★       ♦       ■       ■       ■       ■         H       ●       ■       ■       ■       ■         H       ●       ■       ■       ■       ■         H       ■       ■       ■       ■       ■         H       ■       ■       ■       ■       ■         H       ■       ■       ■       ■       ■         H       ■       ■       ■       ■       ■         H       ■       ■       ■       ■       ■         H       ■       ■       ■       ■       ■         H       ■       ■       ■       ■       ■         H       ■       ■       ■       ■       ■         H       ■       ■       ■       ■       ■         H       ■       ■       ■       ■       ■         H       ■       ■       ■       ■       ■         H       ■       ■       ■       ■       ■         H       ■ <td>? _ □ Ľ</td>	? _ □ Ľ
Tcl Console       ×       Messages       Debug       Package Pins       I/O Ports         Q       X       II       II       II       II       II         ++       ++       ++       ++       ++         INFO: [Common 17-83] Releasing license: Implementation       12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.         route_design completed successfully       route_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (ME): peak = 2239.453 ; gain = 225.266	? _ □ □
Tcl Console       ×       Messages       Debug       Package Pins       I/O Ports         Q       ★       ♦       ┃       ●       ●       ●         INFO:       [Common 17-83] Releasing license: Implementation       12       Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.         route_design completed successfully       □       □       □         Image: Provide P	? _ □ □

9. Save your modifications to a new checkpoint. Use the Save Checkpoint As option in the ECO Navigator to bring up the Save Checkpoint As dialog box. Specify a file name for the .dcp file and click **OK**.

int As	×
Create a checkpoint file that contains the netlist, XDC constraints, and the physical database.	4
Checkpoint file: 2017.1/proj_netlist/proj_netlist.runs/impl_1/checkpoint_1.d	 el

10. Click **Write Debug Probes** in the ECO Navigator. When the Write Debug Probes dialog appears, click **OK** to generate a new .ltx file for the debug probes.





Write Debug Probes	×
Write debug probes to a file.	4
Eile Name: 〕17.1/proj_netlist/proj_netlist.runs/impl_ ✓ Overwrite	l/probes_2 💿 Cancel

11. Click Generate Bitstream in the ECO navigator. When the Generate Bitstream dialog appears, change the bit file name to project\_sinegen\_demo\_routed\_debug\_changes.bit in the Bit File field and click OK to generate a new .bit file that reflects the debug probe changes.

🔶 Generat	e Bitstream		×
Create a pro	ogramming file from the curre	nt design	4
Bit File	etlist/proj_netlist.runs/impl_	1/project_sinegen_demo_routed. 📀	
Options			
-ra	w_bitfile		î
-m	ask_file		-
-no	_onary_onne n file		
-re	adback_file		
-lo	gic_location_file		
-ve	rbose		~
Select	an option above to see a dese	cription of it	
		ОК Са	ancel

- 12. Connect to the Vivado Hardware Manager by selecting Open Hardware Manager in the ECO Navigator.
- 13. Connect to the local hardware server by following the steps in the Target Board and Server Set Up section in Chapter 6: Lab 5: Using the Vivado Logic Analyzer to Debug Hardware



Program the device using the .bit file and .ltx files that you created in the previous steps.

🔥 Program Device		×
Select a bitstream prog select a debug probes programming file.	rramming file and download it to your hardware device. You can optionally file that corresponds to the debug cores contained in the bitstream	-
Bitstre <u>a</u> m file: Debug probes file: ☑ Enable end of st	'.1/proj_netlist/proj_netlist.runs/impl_1/project_sinegen_demo_routed.bit          :://ivado_Debug/2017.1/proj_netlist/proj_netlist.runs/impl_1/probes_1.ltx          tartup check	
<b>?</b>	Program Cancel	]

14. Select **Window** → **Debug Probes** from the Vivado Design Suite toolbar. Ensure that the probes that were replaced in step 8 and 9 above are reflected in the probes associated with hw\_ila\_1.



15. Run the Trigger on the ILA. Ensure the probes that were replaced in step 8 and 9 above are reflected in the Waveform window as well.



Waveform - hw_ila_1 ? _ 🗆 ×										
Q + - & > > = & Q Q X + I + I + F F + F F										
	o ^									
Value	<mark>ال</mark> م[sooلء									
0	•									
1										
0	• • • • • • • • • • • • • • • • • • • •									
0										
0										
0										
05a81										
0										
	Updated at: 2017-Mar-17 14:43:26									
	Value         Q         Q           0         1         0           1         0         0           0         0         0           0         0         0           0         0         0           0         0         0           0         0         0           0         0         0           0         0         0           0         0         0           0         0         0           0         0         0           0         0         0									





#### Chapter 8

## Lab 7: Debugging Designs Using the Incremental Compile Flow

This lab introduces the Vivado<sup>®</sup> Incremental Compile Flow to add/edit/delete debug cores to an earlier implementation of the design.

#### Procedure

This lab consists of five generalized steps followed by general instructions and supplementary detailed steps that allow you to make choices based on your skill level as you progress through the lab.

If you need help completing a general instruction, go to the detailed steps below it, or if you are ready, simply skip the step-by-step directions and move on to the next general instruction.

The lab has five primary steps as follows:

- 1. Step 1: Opening the Example Design and Adding a Debug Core
- 2. Step 2: Compiling the Reference Design
- 3. Step 3: Create New Runs
- 4. Step 4: Making Incremental Debug Changes
- 5. Step 5: Running Incremental Compile

# Step 1: Opening the Example Design and Adding a Debug Core

1. Start Vivado IDE

Load Vivado IDE by doing one of the following:

- Double-click the Vivado IDE icon on the Windows desktop.
- Type vivado in a command terminal.





From the Getting Started page, click **Open Example Project.** 

- 2. In the Open Example Project dialog box, click Next.
- 3. Select the CPU (Synthesized) design template, and click Next.
- 4. In the Project Name dialog box, specify the following:
  - **Project name:** project\_cpu\_incremental
  - **Project location:** <Project\_Dir>

Click Next.

- 5. In the Default Part screen, select xc7k70tfbg676-2 and click **Next**.
- 6. The New Project Summary screen appears, displaying project details. Reviewed these and click **Finish**.
- 7. When Vivado IDE opens with the default view, open the Synthesized design.
- 8. In the Netlist window, select the set of signals specified below in the <code>cpuEngine</code> hierarchy and apply the MARK\_DEBUG property by right-clicking and selecting **Mark Debug** from the dialog.

```
cpuEngine/dcqmem_dat_qmem[*],
cpuEngine/dcpu_dat_qmem[*],
cpuEngine/dcqmem_adr_qmem[*],
cpuEngine/du_dsr[*],
cpuEngine/dvr0__0[*],
cpuEngine/du_dsr[*],
cpuEngine/dcqmem_sel_qmem[*]
```





SYNTHE SIZED DE SIGN - constrs_2   xc7k70tfbg676-2 (active)										
Sources N	letlist ×		? _ 0 6							
꽃 눩			•							
〉乐	dcpu_adr_cpu (	(32)	^							
〉小	dcpu_dat_cpu (32)									
〉乐	dcpu_dat_qme	m (25)								
〉乐	dcpu_sel_cpu (	3)								
〉小	dcpu_tag_dmm	u (1)								
〉小	dcqmem_adr_c	qmem (32)								
〉小	dcqmem_dat_d	ımem (32)								
〉乐	dcqmem_sel_c	mem (4)								
> 鈩	dcqmem_	Bus Net Properties	Ctrl+E							
> 鈩	dcqmem_ 🕷	Mark Debug								
〉作	dcsb_adr	Unmark Debug	-							
> 「	dcsb_sel_ 💕	Assign to Debug Port								
〉小	dout (32)	Select Driver Pin								
) (	dtlb_ppn (	Schematic	F4							
> 作	du_dat_cr -**	Show Connectivity	Ctrl+T							
> 作	du_dat_di	Show Connectivity								
) ( ) 「	du_dsr (1	Show Hierarchy	F6							
) ( ( ) 作	du_excep	Highlight	Þ							
· · · ·	dvr00 (ŧ	Unhighlight								
> 밴	dwb_dat_	Mark	Þ							
ት ( 	dwb_dat_	Unmark	Ctrl+Shift+M							
、 小 小	ex insn (2	Go to Source	F7							
- ان (	fifo_dat_o (3)		~							

Alternatively use can use the Tcl command below to set the MARK\_DEBUG property on the signals specified.

```
set_property mark_debug true [get_nets [list {cpuEngine/
dcqmem_dat_qmem[*]}
  {cpuEngine/dcpu_dat_qmem[*]} {cpuEngine/dcqmem_adr_qmem[*]}
  {cpuEngine/du_dsr[*]} {cpuEngine/dvr0__0[*]} {cpuEngine/du_dsr[*]}
  {cpuEngine/dcqmem_sel_qmem[*]}]
```

9. In the Flow Navigator, click **Set Up Debug** to invoke the Set Up Debug wizard.



Flow Navigator 🗧 🚔 😤 🔔
✓ PROJECT MANAGER
🔅 Settings
Add Sources
Language Templates
✓ SIMULATION
Run Simulation
✓ NETLIST ANALYSIS
Open Synthesized Design
Constraints Wizard
Edit Timing Constraints
🕷 Set Up Debug
🗿 Report Timing Summary
Report Clock Networks
Report Clock Interaction
🖄 Report Methodology
Report DRC
Report Noise
Report Utilization
📡 Report Power
🛃 Schematic
✓ IMPLEMENTATION
Run Implementation
> Open Implemented Design

- ✓ PROGRAM AND DEBUG
  - 👫 Generate Bitstream
  - > Open Hardware Manager

10. When the Set Up Debug Wizard appears, click **Next**.



Set Up Debug						×
lets to Debug he nets below will be debugged with ILA cores. To indows, then drag them to the list or click "Add Sel	add nets click "Fi lected Nets".	ind Nets to Ad	d". You can also sel	ect ne	ts in the Netlist or other	4
Q   ★   ♦   ㎡   M   +   −						¢
Name	Clock Domain	Driver Cell	Probe Type			
> 小章 cpuEngine/dcpu_dat_qmem (25)	clkgen/cpuClk	FDRE	Data and Trigger	~		
> 🖟 🛱 cpuEngine/dcqmem_adr_qmem (32)	clkgen/cpuClk	FDRE	Data and Trigger	<b>~</b>		
> 『#¤ cpuEngine/dcqmem_dat_qmem (32)	clkgen/cpuClk	FDRE	Data and Trigger	Υ.		
> fr¤ cpuEngine/dcqmem_sel_qmem (4)	clkgen/cpuClk	FDRE	Data and Trigger	Υ.		
› ∮r¤ cpuEngine/du_dsr (11)	clkgen/cpuClk	FDCE	Data and Trigger	Υ.		
> / 2 cpuEngine/dvr0_0 (6)	clkgen/cpuClk	FDCE	Data and Trigger	Υ.		
Find Nets to Add					Nets to debu	g: 110
<u>?</u>		<	Back Ne	ext≻	Einish	ancel

- 11. When ILA Core Options screen appears, click Next again.
- 12. When Set Up Debug Summary screen appears, ensure that 1 debug core is created and click **Finish**.
- 13. Check the Debug widow to ensure that u\_ila\_0 core has been inserted into the design.

Tcl Console Messages Log Reports Design Run	ns Debug	×		? _ 🗆 🖒					
Q   素   ≑   兼   <b>∔</b>   ➡				٥					
Name	Driver Cell	Driver Pin	Probe Type						
dbg_hub (labtools_xsdbm_v3)									
u_ila_0 (labtools_ila_v6)									
> 🗃 clk (1)									
> probe0 (32)			Data and Trigger 🛛 🗸						
> 😺 probe1 (4)			Data and Trigger 🛛 👻						
> probe2 (32)			Data and Trigger 🛛 🗸						
> 😺 probe3 (11)			Data and Trigger 🛛 👻						
> probe4 (25)			Data and Trigger 🛛 👻						
> 😺 probe5 (6)			Data and Trigger 🛛 🗸						
Unassigned Debug Nets (0)									
Debug Cores Debug Nets									

14. Save the new debug XDC commands by selecting **File** → **Constraints** → **Save** or clicking the Save Constraints button.

### **Step 2: Compiling the Reference Design**

The following are the steps to run implementation on the reference design.





0

- 1. From the Flow Navigator, select Run Implementation.
- 2. After implementation finishes, the Implementation Complete dialog box opens. Click **Cancel**.
- 3. In a project-based design, the Vivado<sup>®</sup> Design Suite saves intermediate implementation results as design checkpoints in the implementation runs directory. You will use one of the saved design checkpoints from the implementation in the incremental compile flow.

**TIP:** When you re-run implementation, the previous results will be deleted. Save the intermediate implementation results to a new directory or create a new implementation run for your incremental compile to preserve the reference implementation run directory.

- 4. In the Design Runs window, right click impl\_1 and select Open Run Directory from the popup menu. This opens the run directory in a file browser as seen in the figure below. The run directory contains the routed checkpoint (top\_routed.dcp) to be used later for the incremental compile flow. The location of the implementation run directory is a property of the run.
- 5. Get the location of the current run directory in the Tcl Console by typing:

```
get_property DIRECTORY [current_run]
```

This returns the path to the current run directory that contains the design checkpoint. You can use this Tcl command, and the DIRECTORY property, to locate the DCP files needed for the incremental compile flow.

#### **Step 3: Create New Runs**

In this step, you define new synthesis and implementation runs to preserve the results of the current runs. Then you make debug related changes to the design and rerun synthesis and implementation. If you do not create new runs, Vivado overwrites the current results.

- 1. From the Vivado tool bar, select  $Flow \rightarrow Create Runs$  to invoke the Create New Runs wizard.
- 2. In the Create New Runs screen, click Next.
- 3. The Configure Implementation Runs screen opens, as shown in the figure below. Select the Make Active check box, and click **Next**.





•	A Create New Runs									
C	Configure Implementation Runs Create and configure one or more implementation runs using various parts, constraints, flows and strategies									
	Create Implem	entation Runs								
	+  -									
	Name	Constraints Set	Part	Strategy	Make Active					
	impl_2 💌	🛅 constrs_2 (act 🛩	xc7k70tfbg67 ¥	🏂 Vivado Implementation Defaults (Vivado Implementation 2 👻	$\checkmark$					
					ups to create: 1					
				ĸ	uns to create. T					
(	?			< <u>B</u> ack <u>N</u> ext> <u>Finish</u>	Cancel					

4. From the Launch Options window, select Do not launch now and click Next.

Create New Runs	×						
Launch Options Configure hosts for launching runs, and/or set advanced launch options							
Launch directory: Solution Content Con	~						
<ul> <li>● Launch runs on local host: Number of jobs: 4 </li> <li>○ Generate scripts only</li> <li>○ Do not launch now</li> </ul>							
Image: Second	Cancel						

5. In the Create New Runs Summary screen, click **Finish** to create the new runs.

The Design Runs window displays the new active runs in bold.



Tcl Console Mes	ages Log	Reports Package Pins Des	ign Runs	×	Power	Timi	ng Met	thodology D	RC							? _	0 6
Q   ₹   \$	<   ≪   ►	<b>» +</b> %															
Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAMs	URAM	DSP	Start	Elapsed	Strate
✓ impl_1 (active)	constrs_2	route_design Complete!	1.265	0.0	0.057	0.0	0.000	2.393	0	21	1	112.50	0	68	3/1	00:14:25	Vivad
▷ impl_2	constrs_2	Not started															Vivad
4									_								
				_		_											

### **Step 4: Making Incremental Debug Changes**

In this step, to add/delete/edit debug cores, you need to reopen the synthesized netlist. Make debug related changes to the design using the Set Up Debug wizard.

- 1. If you have closed the synthesized netlist, go back to the synthesized design using the Flow Navigator.
- 2. For this tutorial, assume that you now need to debug some other nets in addition to the ones already being debugged. However, you want to reuse the previous place and route results. So now, you will debug the nets fftEngine/fifo\_out[\*]
- 3. Apply the MARK\_DEBUG property to this bus in the netlist window.

Sources Netlist ×	? _ 🗆 🖸
¥ H	۵
🕅 top	<u>^</u>
> 🗁 Nets (4564)	
> 🚍 Leaf Cells (223)	
Clkgen (clock_generator)	
> CpuEngine (or1200_top)	
> 🧟 dbg_hub (dbg_hub_CV)	
✓ I fftEngine (fftTop)	
Nets (3331)	
≻ -厅 A(16)	
> 近 C (16)	
> 「」 D (32)	
> - <u>√</u> r≋ <mark>fifo_out (32)</mark>	
> - √- 13 (32)	
> -∬r 14 (32)	
> - ↓ 「」 15 (32)	
> 「 16 (32)	
> - √r (32)	
N IE 10 (20)	~



- 4. Click Set Up Debug to invoke the Set Up Debug wizard in the Flow Navigator.
- 5. In the Existing Debug Nets tab, select Continue debugging 110 nets connected to existing debug cores.

i Set Up Debug				×
Existing Debug Nets Choose how to handle existing nets connected to debug cores.				4
<ul> <li>Continue debugging 110 nets connected to existing debug core</li> <li>Only debug new nets</li> <li>Disconnect all nets and remove debug cores</li> </ul>				
•	< Back	Next >	<u>F</u> inish	Cancel

6. Click **Next** to debug the new unassigned debug nets.





🍌 Set Up Debug				×
Additional Debug Nets Choose additional nets to debug.				4
<ul> <li>✓ Debug 32 unassigned debug nets</li> <li>✓ Debug 32 selected nets</li> </ul>				
	< <u>B</u> ack	<u>N</u> ext >	<u>F</u> inish	Cancel

7. Click **Next** and ensure the new nets are in the list of Nets to Debug.

٨	Set Up Debug							
Nets to Debug The nets below will be debugged with ILA cores. To add nets click "Find Nets to Add". You can also select nets in the Netlist or other windows, then drag them to the list or click "Add Selected Nets".								
	Q   素   ♠   №   №   +   −				o			
	Name	Clock Domain	Driver Cell	Probe Type				
	> 师★ cpuEngine/dcpu_dat_qmem (25)	clkgen/cpuClk	FDRE	Data and Trigger 👒				
	> <b>Jr* cpuEngine/dcqmem_adr_qmem</b> (32)	clkgen/cpuClk	FDRE	Data and Trigger 🛛 👻				
	> 师業 cpuEngine/dcqmem_dat_qmem (32)	clkgen/cpuClk	FDRE	Data and Trigger 🛛 👻				
	> 师業 cpuEngine/dcqmem_sel_qmem (4)	clkgen/cpuClk	FDRE	Data and Trigger 🛛 👻				
	≻ <b>师撇 cpuEngine/du_dsr</b> (11)	clkgen/cpuClk	FDCE	Data and Trigger 🛛 👻				
	> <b>√F業 cpuEngine/dvr00</b> (6)	clkgen/cpuClk	FDCE	Data and Trigger 🛛 🗸				
	〉 「fftEngine/fifo_out (32)	clkgen/fftClk	RAMB36	Data and Trigger 🛛 👻				
	Find Nets to <u>A</u> dd				Nets to debug: 142			
(	?		<	<u>B</u> ack <u>N</u> ext >	Einish Cancel			

8. Click **Next** and ensure that two debug cores are created and click **Finish**.



 Save the new debug XDC commands by clicking the Save Constraints button or selecting File → Constraints → Save from the main Vivado toolbar.

#### **Step 5: Running Incremental Compile**

In the previous steps, you have updated the design with debug changes. You could run implementation on the new netlist, to place and route the design and work to meet the timing requirements. However, with only minor changes between this iteration and the last, the incremental compile flow lets you reuse the bulk of your prior debug, placement and routing efforts. This can greatly reduce the time it takes to meet timing on design iterations. For more information, refer to *Vivado Design Suite User Guide: Implementation* (UG904).

- 1. Start by defining the design checkpoint (DCP) file to use as the reference design for the incremental compile flow. This is the design from which the Vivado Design Suite draws placement and routing data.
- 2. In the Design Runs window, right-click the **impl\_2 run** and select Set Incremental Implementation from the popup menu. The Set Incremental Implemenation dialog box opens.
- 3. Select Automatically use the checkpoint from the previous run.
- 4. Click **OK**. This information is stored in the INCREMENTAL\_CHECKPOINT property of the selected run. Setting this property tells the Vivado Design Suite to run the incremental compile flow during implementation.
- 5. You can check this property on the current run using the following Tcl command:

get\_property INCREMENTAL\_CHECKPOINT [current\_run]

This returns the full path to the top\_routed.dcp checkpoint.

- **TIP:** To disable Incremental Compile for the current run, clear the INCREMENTAL\_CHECKPOINT property. This can be done using the Set Incremental Compile dialog box, or by editing the property directly through the Properties window of the design run, or through the reset\_property command.
  - 6. From the Flow Navigator, select Run Implementation.

This runs implementation on the current run, using  $thetop_routed.dcp$  file as the reference design for the incremental compile flow. When the run is finished, the Implementation Completed dialog box opens.

7. Select Open Implemented Design and click **OK**. As shown in the following figure, the Design Runs window shows the elapsed time for implementation run impl\_2 versus impl\_1.





Tcl Console Mess	ages Log	Reports Design	n Runs	× Power	DRC	Methodo	ology	Timing										? _ 🗆 🖸
Q   <u>∓</u>   <b>≑</b>   I•	*	<b>» +</b> %																
Name	Constraints	Status		WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAMs	URAM	DSP	Start	Elapsed	Run Strategy
✓ impl_1	constrs_2	Implementation O	ut-of-date	0.530	0.000	0.041	0.000	0.000	2.395	0	21386	18106	112.50	0	68	4/18/18 5:11 PM	00:10:36	Vivado Imple
✓ impl_2 (active)	constrs_2	route_design Con	nplete!	0.530	0.000	0.055	0.000	0.000	2.408	0	22029	19264	113.50	0	68	4/18/18 5:26 PM	00:10:05	Vivado Imple
N I																		,

*Note:* This is an extremely small design. The advantages of the incremental compile flow are greater and significant with larger, more complex designs.

8. Select the Reports tab in the Results window area and under Place Design, double-click **Incremental Reuse Report** as shown in the following figure.

Tcl Console Messages Log Reports × Design Runs Por	ver DRC Methodology Timing	? _ 🗆 🖸					
Q ≚ ≑ + − ∅ ►							
Report v imprementation	Report Type	Options					
✓ impl_2							
> Design Initialization (init_design)							
> Opt Design (opt_design)							
<ul> <li>Power Opt Design (power_opt_design)</li> </ul>							
✓ Place Design (place_design)							
impl_2_place_report_io_0	Report information about all the IO sites on the device (report_io)						
impl_2_place_report_utilization_0	Report on utilization of resources on the targeted device (report_utilization)	slr = false; packthru = false; hierarchical = fal					
impl_2_place_report_control_sets_0	Report the unique control sets in design (report_control_sets)	verbose = true;					
impl_2_place_report_incremental_reuse_0	Report on achievable incremental reuse for the given design-checkpoint (report_incremental_reuse)	hierarchical = false;					
impl_2_place_report_incremental_reuse_1	Report on achievable incremental reuse for the given design-checkpoint (report_incremental_reuse)	hierarchical = false;					
impl_2_place_report_timing_summary_0	Report timing summary (report_timing_summary)	check_timing_verbose = false; setup = false;					
> Post-Place Power Opt Design (post_place_power_opt_design)							
<ul> <li>Post-Place Phys Opt Design (phys_opt_design)</li> </ul>							
> Route Design (route_design)							
<ul> <li>Post-Route Phys Opt Design (post_route_phys_opt_design)</li> </ul>							
> Write Bitstream (write_bitstream)							
<		>					

The Incremental Reuse Report opens in the Vivado IDE text editor. This report shows the percentage of reused Cells, Ports, and Nets. A higher percentage indicates more effective reuse of placement and routing from the incremental checkpoint.





Proj	ect Summar	y × Device × impl_	2_place_report_incremen	tal_reuse_0 - impl_2 ×			I	0 6		
Q,	-	->   X   🖬   🖬   X	×   //   🎟   🎗				Read-only	۰		
1	Copyright	: 1986-2018 Xilinx, Inc.	All Rights Reserved	•				^		
2 3 4 5 6 7 8 9 10	<pre>  Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr 4 18:40:38 MDT 2018   Date : Wed Apr 18 17:34:29 2018   Host : xcosmitha32 running 64-bit Service Pack 1 (build 7601)   Command : report_incremental_reuse -file top_incremental_reuse_pre_placed.rpt.rpt   Design : top   Device : xc7k70t   Design State : Fully Routed</pre>									
11 12 13 14	Incremental Implementation Information									
15 16 17 18 19 20	<pre>1 lable of Contents 1 . Reuse Summary 2 . Reference Checkpoint Information 3 . Comparison with Reference Run 4 . Non Reuse Information </pre>									
21 22 23 24	1. Reuse	Summary			+					
25	Type	Matched % (of Total)	Reuse % (of Total)	Fixed % (of Total)	Total					
20 27 28 29 30	Cells     Nets     Pins     Ports	95.69 95.80 - 100.00	88.59 80.85 86.48 100.00	I 0.31 I 0.00 I - I 100.00	46475     36769     189880     135					
31 32 33 34 35 36	++	ence Checkpoint Informat	+	+	++					
37 20	+	ation:   C:/Wiwada Dal	wa/2019 1/project on	incremental/preject	anu inanamant	l muna/impl 1/top	montod da	+ ~		

In the report, fully reused nets indicate that the entire routing of the nets is reused from the reference design. Partially reused nets indicate that some of the routing of the nets reuses routing from the reference design. Some segments re-route due to changed cells, changed cell placements, or both. Non-reused nets indicate that the net in the current design was not matched in the reference design.

#### Conclusion

This concludes the lab. You can close the current project and exit the Vivado IDE.

In this lab, you learned how to run the Incremental Compile Debug flow, using a checkpoint from a previously implemented design. You inserted a new debug core using the Set Up Debug wizard on the synthesized netlist. You examined the similarity between a reference design checkpoint and the current design by examining the Incremental Reuse Report.



## 

## Lab 8: Using the Vivado Serial Analyzer to Debug Serial Links

The Serial I/O analyzer is used to interact with IBERT debug IP cores contained in a design. It is used to debug and verify issues in high speed serial I/O links.

The Serial I/O Analyzer has several benefits:

- Tight integration with Vivado<sup>®</sup> IDE.
- Ability to script during netlist customization/generation and serial hardware debug.
- Common interface with the Vivado Integrated Logic Analyzer (ILA).

The customizable LogiCORE<sup>™</sup> IP Integrated Bit Error Ratio Tester (IBERT) core for 7 series FPGA GTX transceivers is designed for evaluating and monitoring the GTX transceivers. This core includes pattern generators and checkers that are implemented in FPGA logic, and provides access to ports and the dynamic reconfiguration port attributes of the GTX transceivers. Communication logic is also included to allow the design to be run time accessible through JTAG.

In the course of this tutorial, you:

- Create, customize, and generate an Integrated Bit Error Ratio Tester (IBERT) core design using the Vivado tool.
- Interact with the design using Serial I/O Analyzer. This includes connecting to the target KC705 board, configuring the device, and interacting with the IBERT/Transceiver IP cores.
- Perform a sweep test to optimize your transceiver channel and to plot data using the IBERT sweep plot GUI feature.

#### **Design Description**

You can customize the IBERT core and use it to evaluate and monitor the functionality of transceivers for a variety of Xilinx<sup>®</sup> devices. The focus for this tutorial is on Kintex<sup>®</sup>-7 GTX transceivers. Accordingly, the KC705 target board is used for this tutorial.

The following figure shows a block diagram of the interface between the IBERT Kintex-7 GTX core interfaces with Kintex-7 transceivers.





- DRP Interface and GTX Port Registers: IBERT provides you with the flexibility to change GTX transceiver ports and attributes. Dynamic reconfiguration port (DRP) logic is included, which allows the runtime software to monitor and change any attribute in any of the GTX transceivers included in the IBERT core. When applicable, readable and writable registers are also included. These are connected to the ports of the GTX transceiver. All are accessible at run time using the Vivado<sup>®</sup> logic analyzer.
- **Pattern Generator:** Each GTX transceiver enabled in the IBERT design has both a pattern generator and a pattern checker. The pattern generator sends data out through the transmitter.
- **Error Detector:** Each GTX transceiver enabled in the IBERT design has both a pattern generator and a pattern checker. The pattern checker takes the data coming in through the receiver and checks it against an internally generated pattern.



#### Figure 4: IBERT Design Flow

## Step 1: Creating, Customizing, and Generating an IBERT Design

To create a project, use the New Project wizard to name the project, to add RTL source files and constraints, and to specify the target device.

1. Invoke the Vivado<sup>®</sup> IDE.



- 2. In the Quick Start screen, click Create Project to start the New Project wizard, and click Next.
- 3. In the Project Name page, name the new project ibert\_tutorial and provide the project location (C:/ibert\_tutorial). Ensure that **Create Project Subdirectory** is selected. Click Next.
- 4. In the Project Type page, specify the Type of Project to create as RTL Project. Click Next.
- 5. In the Add Sources page, click Next.
- 6. In the Add Existing IP page, click **Next**.
- 7. In the Add Constraints page, click Next.
- 8. In the Default Part page, select Boards and then select Kintex-7 KC705 Evaluation Platform. Click **Next**.
- 9. Review the New Project Summary page. Verify that the data appears as expected, per the steps above. Click **Finish**.

Note: It might take a moment for the project to initialize.

## Step 2: Adding an IBERT core to the Vivado Project

1. In the Flow Navigator click IP Catalog.

The IP Catalog opens.



2. In the search field of the IP Catalog type IBERT, to display the IBERT 7 series GTX IP.



Project Summary × IP Catalog ×					? 🗆 🖸
Cores   Interfaces					
≚   ≑   释 +€   ⊁   ⊘   ⊕   ᡚ   Q~ IBERT	8				٥
Name	∧1 AXI4	Status	License	VLNV	
Vivado Repository					
Debug & Verification					
✓					
👎 IBERT 7 Series GTX		Production	Included	xilinx.com:ip:ibert_7series_gb::3.0	

- 3. Double-click IBERT 7 series GTX IP. This brings up the customization GUI for the IBERT.
- 4. In the Customize IP dialog box, choose the following options in the Protocol Definition tab:
  - a. Type the name of the component in the Component Name field. In this case, leave the name as the default name, ibert\_7series\_gtx\_0.
  - b. Ensure that the Silicon Version is selected as General ES/Production.
  - c. Ensure that the Number of Protocols option is set to 1.
  - d. Change the LineRate (Gb/s) to 8.
  - e. Change DataWidth to 40.
  - f. Change Refclk (MHz) to 125.
  - g. Ensure that the Quad Count is set to 2.
  - h. Ensure Quad PLL box is selected.

IBERT 7 Series GTX (3.0) Documentation P Location C Switch to Defaults											<b>–</b>
Show disabled ports	Component Name	ibert_7 Pro	iseries_gbv_0 Itocol Selection	Clock S	ettings !	Summar	y				Ø
RXN_[[3:0] RXP_[[3:0] GTREFCLK0_[[0:0] GTREFCLK0_[[0:0] RXOUTCLK_0 STREFCLK1_[0:0] RXOUTCLK_0	Silicon Version   General  Initial ES  The maximum num Number of Protocom	ES/Pro mber o	duction f quads available f	or this d	evice is 4				1	~	_
	Protocol Custom 1	Ţ	LineRate(Gbps)	0	DataWidth 40	÷	Refclk(MHz)	Quad Cour	t 🗸	Quad PLL	
			14						ОК	Canc	el

- 5. Under the Protocol Selection tab, update the following selections:
  - For GTX Location QUAD\_117, in the Protocol Selected column, click the pull-down menu and select Custom 1 / 8 Gbps. This should automatically populate Refclk Selection to MGTREFCLK0 117 and TXUSRCLK Source to Channel 0.



- b. For GTX Location QUAD\_118, do the following:
  - i. In the Protocol Selected column, click the pull-down menu and select **Custom 1 / 8 Gbps**.
  - ii. In the Refclk Selection column, change the value to MGTREFCLK0 117.
  - iii. In the TXUSRCLK Source column, change the value to Channel 0.

Customize IP								×				
IBERT 7 Series GTX (3.0)								4				
🗿 Documentation 🛛 IP Location  C Switch to Defaults												
Show disabled ports	Component Name it	pert_7series_gtx_0						0				
	Protocol Definition	Protocol Selection	Clock Settings Su		ary							
	Please select Proto	Please select Protocol-Quad combination										
	GTX Location	Protocol Sel	ected	R	efclk Selection		TXUSRCLK Source					
	QUAD_115	None	None · · · · · · · · · · · · · · · · · · ·		one	*	Channel 0	*				
RXN II7:01	QUAD 116	None			one	Channel 0	÷.					
RXP_[[7:0] TXN_0[7:0]	QUAD_117	Custom 1/8			IGTREFCLK0 117	*	Channel 0	<u> </u>				
GTREFCLK0_[[1:0] TXP_0[7:0]	QUAD_118	Custom 1/8			MGTREFCLK0 117		Channel 0	<u> </u>				
GTREFCLK1_[[1:0] RXOUTCLK_0 -												
							OK Car	cel				

- 6. Click the **Clock Settings tab** and make the following changes for both QUAD\_117 and QUAD\_118:
  - a. Leave the Source column at its default value of External.
  - b. Change the I/O Standard column to DIFF SSTL15.
  - c. Change the P Package Pin to AD12.
  - d. Change the N Package Pin to AD11.
  - e. Leave the Frequency (MHz) at its default value of 200.00.





Documentation 📄 IP Location C Switch to Defaults										-
Show disabled ports	Component Name	bert_7series_gtx_0								
	Protocol Definition	Protocol Selection	Clock Settings	Sumn	nary					
	RXOUTCLK Probe									
	Add RXOU	TCLK Probes								
- RXN 1[7:0]	Clock Type	Source	I/0 Standard		P Package Pin		N Package Pin		Frequency(MHz)	
RXP_I[7:0] TXN_O[7:0]	System Clock	External *	DIFF SSTL15	•	AD12	0	AD11	0	200.00	6
	System Clock Terr	System Clock Termination Settings								
	Enable DIF	'F Term								

7. Click the Summary tab and ensure that the content matches the following figure, then click **OK**.

Customize IP		<b>X</b>
IBERT 7 Series GTX (3.0)		4
ODocumentation 📄 IP Location C Switch to Defaults		
Show disabled ports	Component Name ibert_7series_gtx_0	8
	Protocol Definition Protocol Selection Clock Settings	Summary
	IBERT Design Summary	
	Number of Protocols	1
	System Clock Source	External (P Pin : AD12)
RXN_I(7:0)	System Clock Source	External (N Pin : AD11)
RXP_I[7:0] TXN_O[7:0]	MMCM Count	1
GTREFCLK0_[[1:0] TXP_0[7:0]	RefClk Sources	1
GTREFCLK1_I[1:0] RXOUTCLK_O		
- SYSCLK_I		
		OK Cancel

8. When the Generate Output Products dialog box opens, click Generate.





interview Contracts Action Contracts Act	×
The following output products will be generated.	4
Preview	
Q	
<ul> <li>✓ ₽ ibert_7series_gtx_0.xci (Global)</li> <li> <sup>™</sup> Instantiation Template         <sup>™</sup> RTL Sources         <sup>™</sup> Change Log         </li> </ul>	
Synthesis Options	
<ul> <li><u>Global</u></li> <li><u>O</u>ut of context per IP</li> </ul>	
Run Settings	-
Number of jobs: 8 🗸	
Apply     Generate     Skip	

9. In the Sources window, right-click the IP, and select **Open IP Example Design**.





PROJECT MANAGER - ibert_tutorial		
Sources	? _ 🗆 🖒 X	Project Summ
Q   ¥   ≑   +   ?   ●	0	Cores   Inte
🕆 🖨 Design Sources (1)		X 🔶 🖡
〉 华 <b>非</b> ibert_7series_gtx_0 (i	hert 7series atx 0 xci)	
> 🗁 Constraints	Source Node Properties	Ctrl+E ado F
Simulation Sources (1)	Enable Core Container	Debu
> 🚍 sim_1 (1)	Re-customize IP	D
	Generate Output Products	•
	Reset Output Products	
	Upgrade IP	
	Copy IP	
	Open IP Example Design	N
	IP Documentation	► \v5
	Replace File	
Uliararahu ID Courses	Copy File Into Project	
Herarchy IP Sources	Copy All Files Into Project	Alt+I
Source File Properties	Remove File from Project	Delete
T ibort Zoorioo, atv. 0 voi	Enable File	Alt+Equals
Y Iben_/series_gb_o.xci	Disable File	Alt+Minus
IP name: IBERT 7 Serie	Hierarchy Update	•
Version: 3.0 (Rev. 16) C	Refresh Hierarchy	
Description: The IBERT 7 S	IP Hierarchy	F
and monitorin	Set as Top	
generators an	Set File Type	
implemented	Set Used In	
attributes of th	Edit Constraints Sets	
allow the desi	Edit Simulation Sets	
through Joint Run-time inter	Add Sources	Alt+A
General Properties IP	Report IP Status	

10. In the Open IP Example Design dialog box, and specify the location of your project directory. Ensure that the Overwrite existing example project is selected and click **OK**.

*Note*: This opens a new instance of Vivado<sup>®</sup> IDE with the new example design opened.



🍐 Open IP Example Design	<b>—</b>
Specify a location where the example project placed.	directory 'ibert_7series_gtx_0_ex' will be
Location	
Put examp <u>l</u> e project directory here:	C://ivado_Debug/2017.1
	OK Cancel

### Step 3: Synthesize, Implement and Generate Bitstream for the IBERT design

1. In the newly opened instance of Vivado IDE, click **Generate Bitstream** in the Flow Navigator. When the No Implementation Results Available dialog box appears. Click **Yes**.

No Imp	ementation Results Available
?	There are no implementation results available. OK to launch synthesis and implementation? 'Generate Bitstream' will automatically start when synthesis and implementation completes.
	on't show this dialog again
	<u>Y</u> es <u>N</u> o

When the bitstream generation is complete, the Bitstream Generation Completed dialog box opens.

2. Select Open Hardware Manager, and click OK.




Bitstream Generation Completed
Bitstream Generation successfully completed. Next
Open Implemented Design
◯ <u>V</u> iew Reports
Open <u>H</u> ardware Manager
Generate Memory Configuration File
Don't show this dialog again
OK Cancel

3. The Hardware Manager window appears as shown in the following figure.





ibert_7series_gtx_0_ex - [c:/	Vivado_Debug/2017/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.xpr] - Vivado	
File Edit Flow Tools	Mindow Layout View Help Qr Quick Access	write_bitstream Complete 🗸
	🕨 👫 🔅 ∑ 🕱 🖉 🗶 Dashboard	🔚 Serial I/O Analyzer 🗸 🗸
Flow Navigator	HARDWARE MANAGER - unconnected	? ×
✓ PROJECT MANAGER	No hardware target is open. Open target	
Settings		
Add Sources	Hardware ? _ D B ×	
Language Templates		
P Catalog		
✓ IP INTEGRATOR	No content	
Create Block Design		
Open Block Design		
Generate Block Design		
	Properties ? _ D B ×	
✓ SIMULATION	$\leftarrow$ $\rightarrow$ $  \phi$	
Run Simulation		
✓ RTL ANALYSIS		
> Open Elaborated Design	Calaction object to one proportion	
	Select all object to see properties	
✓ SYNTHESIS		
Run Synthesis		
> Open Synthesized Desigr	Tcl Console Messages Serial I/O Links × Serial I/O Scans	2 _ 0 6
Run Implementation		
> Open Implemented Desid		
✓ PROGRAM AND DEBUG	No content	
Senerate Bitstream		
✓ Open Hardware Manage		
Open Target		

## Step 4: Interact with the IBERT core using Serial I/O Analyzer

In this tutorial step, you connect to the KC705 target board, program the bitstream created in the previous step, and then use the Serial I/O Analyzer to interact with the IBERT design that you created in Step 1. You perform some analysis using various input patterns and loopback modes, while observing the bit error count.

Send Feedback





1. Click Open New Target. When the Open Hardware Target wizard opens, click Next.

🍌 Open New Hardwar	e Target 💌
HLx Editions	Open Hardware Target This wizard will guide you through connecting to a hardware target. To connect to a remote hardware target, provide the host name and IP port of the remote machine on which the instance of a Vivado Hardware Server is running.
•	< <u>B</u> ack <u>N</u> ext > Cancel

2. In the Connect to field, choose Local server. Click Next.





🍌 Open New	Hardware Target	×
Hardware Se Select local or r local machine;	erver Settings emote hardware server, then configure the host name and port settings. Use Local server if the target is attached to the otherwise, use Remote server.	4
<u>C</u> onnect to:	Local server (target is on local machine)	
Click Next to	launch and/or connect to the hw_server (port 3121) application on the local machine.          < Back	cel

3. In the Select Hardware Target page, and click **Next**.

There is only one target board in this case to connect to, so that the default is selected.





Open New H	ardware Targ	et					×
Select Hardwa Select a hardware expected devices,	are Target e target from the , decrease the fr	list of available t equency or selec	argets, then set the ap t a different target.	propriate JTAG clock	(TCK) frequency. If you	do not see the	4
Hardware <u>T</u> arg	ets						
Туре	Name		JTAG Clock Frequer	тсу			
xilinx_tcf	Xilinx/Port_#00	03.Hub_#0004	6000000	<b>~</b>			
			Add Xilinx Vid	tual Cable (XVC)			
			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
Hardware <u>D</u> evi	ces (for unknow	n devices, spec	ify the Instruction Reg	gister (IR) length)			
Name	ID Code	IR Length					
@ xc7k325t_(	33651093	6					
Hardware serve	er: localhost:312	1					
?				< Back	<u>N</u> ext ≻	<u>F</u> inish	Cancel

4. In the Open Hardware Target Summary page, review the options that you selected. Click **Finish**.







5. The Hardware window in Vivado IDE should show the status of the target FPGA on the KC705 board.



6. Select **XC7K325T\_0(0)** in the Hardware window, right-click and select **Program Device**.





7. The Program Device dialog box opens. Make sure that the correct .bit file is selected, and click **Program**.

🥕 Program Device		×
Select a bitstream prog optionally select a debu bitstream programming	ramming file and download it to your hardware device. You can Ig probes file that corresponds to the debug cores contained in the g file.	A
Bitstre <u>a</u> m file: Debu <u>q</u> probes file:	t_7series_gtx_0_ex.runs/impl_1/example_ibert_7series_gtx_0.bit	•••
✓ Enable end of st	artup check	
?	<u>P</u> rogram Can	cel

8. The Hardware window now shows the IBERT IP that you customized and implemented from the previous steps. It contains two QUADS each of which has four GTX transceivers. These components of the IBERT were detected while scanning the device after downloading the bitstream. If you do not see the QUADS then select the **XC7K325 device**, right-click and select **Refresh Device**.





Hardware	? _ 🗆 🖒 ×
Q   素   ⊜   ∅   ▶   ≫   ■	۰
Name	Status
<ul> <li>Iocalhost (1)</li> </ul>	Connected
✓ ✓ × vilinx_tcf/Xilinx/Port_#0003.Hu	Open
<ul> <li>v (2)</li> <li>vc7k325t_0 (2)</li> </ul>	Programmed
🗿 XADC (System Monitor)	
BERT (IBERT)	
Quad_117 (5)	
COMMON_X0Y2	Locked
MGT_X0Y8	No Link
MGT_X0Y9	No Link
NGT_X0Y10	No Link
NGT_X0Y11	No Link
Quad_118 (5)	
COMMON_X0Y3	Locked
MGT_X0Y12	No Link
NGT_X0Y13	No Link
NGT_X0Y14	No Link
NGT_X0Y15	No Link
<	>

9. Next, create links for all eight transceivers. Vivado Serial I/O analyzer is a link-based analyzer, which allows users to link between any transmitter and receiver GTs within the IBERT design. For this tutorial, simply link the TX and RX of the same channel. To create a link, right-click the IBERT Core in the Hardware window and click Create Links.





Hardware		? _ 🗆	Ц×	
Q   素   ♦   ∅   ▶   ≫			۵	
Name		Status		
<ul> <li>Iocalhost (1)</li> </ul>		Connected		
✓ Zerver vilinx_tcf/Xilinx/Port_#000	3.Hu	Open		
xc7k325t_0 (2)		Programmed		
📴 XADC (System Monit	tor)			
🗸 🦉 IBERT (IBERT)		IBERT Core Prop	erties	Ctrl+F
🗸 🗞 Quad_117 (5)			01100	OurrE
COMMON_X0Y		Create Links		
NGT_X0Y8		Auto-detect Links		~
NGT_X0Y9	1	Serial I/O Links		
NGT_X0Y10		Serial I/O Scans		
NGT_X0Y11		Commit Propertie	20	
V 🕲 Quad_118 (5)	a	Defrech Seriel VC	) Obiosto	
COMMON_X0Y	C	Reliesti Sellari/C	Objects	
NGT_X0Y12		Select		Þ
NGT_X0Y13		Export to Spreads	sheet	
NGT_X0Y14		No Link		
NGT_X0Y15		No Link		
<			<b></b>	

The Create Links dialog box opens.

10. Ensure the first transceiver pairs (MGT\_X0Y8/TX and MGT\_X0Y8/RX) are selected.





Create Links	<b>×</b>
To create a new link select a TX GT and/or an RX GT, then cl	ick the Add button on the New Links toolbar.
TX GTs	RX GTs
Search: Q-	Search: Q-
<ul> <li>MGT_X0Y8/TX (xc7k325t_0/Quad_117)</li> <li>MGT_X0Y9/TX (xc7k325t_0/Quad_117)</li> <li>MGT_X0Y10/TX (xc7k325t_0/Quad_117)</li> <li>MGT_X0Y11/TX (xc7k325t_0/Quad_117)</li> <li>MGT_X0Y12/TX (xc7k325t_0/Quad_118)</li> <li>MGT_X0Y13/TX (xc7k325t_0/Quad_118)</li> <li>MGT_X0Y14/TX (xc7k325t_0/Quad_118)</li> <li>MGT_X0Y15/TX (xc7k325t_0/Quad_118)</li> <li>MGT_X0Y15/TX (xc7k325t_0/Quad_118)</li> <li>MGT_X0Y15/TX (xc7k325t_0/Quad_118)</li> </ul>	MGT_X0Y8/RX (xc7k325t_0/Quad_117) MGT_X0Y9/RX (xc7k325t_0/Quad_117) MGT_X0Y10/RX (xc7k325t_0/Quad_117) MGT_X0Y11/RX (xc7k325t_0/Quad_117) MGT_X0Y12/RX (xc7k325t_0/Quad_118) MGT_X0Y13/RX (xc7k325t_0/Quad_118) MGT_X0Y14/RX (xc7k325t_0/Quad_118) MGT_X0Y15/RX (xc7k325t_0/Quad_118) MGT_X0Y15/RX (xc7k325t_0/Quad_118)
Press the 🚽	<ul> <li>button to Add Link</li> </ul>
✓ Create link group	
Link group description: Link Group 0	8
✓ Open Serial I/O Analyzer layout	
?	OK Cancel

11. Click the "+" button add a new link. In the Link group description field, type Link Group SMA. Select the **Internal Loopback check box**.





Create Links		×
To create a new link select a TX GT and/or an RX GT, then	click the Add button on the New Links toolb	ar. 🝌
TX GTs	RX GTs	
Search: Q-	Search: Q-	
MGT_X0Y9/TX (xc7k325t_0/Quad_117)	MGT_X0Y9/RX (xc7k325t_0/Quaded)	d_117)
MGT_X0Y10/TX (xc7k325t_0/Quad_117)	MGT_X0Y10/RX (xc7k325t_0/Qu	ad_117)
MGT_X0Y11/TX (xc7k325t_0/Quad_117)	MGT_X0Y11/RX (xc7k325t_0/Qui MGT_X0Y11/RX (xc7k35t_0/Qui MGT_X0Y11/RX (xc7k35t_0/Qui MGT_X0Y10/QUI MGT_X0Y11/RX (xc7k35t_0/QUI) MGT_X0Y11/RX (xc7k35t_0/QUI) MGT_X0Y11/RX (xc7k35t_0/QUI) MGT_X0Y11/RX (xc7k35t_0/QUI) MGT_X0Y10/QUI MGT_X0Y10/QUI	ad_117)
MGT_X0Y12/TX (xc7k325t_0/Quad_118)	MGT_X0Y12/RX (xc7k325t_0/Qu	ad_118)
MGT_X0Y13/TX (xc7k325t_0/Quad_118)	MGT_X0Y13/RX (xc7k325t_0/Qu	ad_118)
MGT_X0Y14/1X (XC/K325t_U/Quad_118)	MGT_X0Y14/RX (xc/k325t_0/QU	au_118)
		ad_110)
New Links		
Description TX	RX	Internal Loopback
S Link 0 MGT_X0Y8/TX (xc7k325t_0/Quad_117)	MGT_X0Y8/RX (xc7k325t_0/Quad_117)	
<ul> <li>✓ <u>C</u>reate link group</li> <li>Link group description: Link Group SMA</li> <li>✓ <u>O</u>pen Serial I/O Analyzer layout</li> <li>(?)</li> </ul>	C	K Cancel

For the first link group, call this Link Group SMA as this is the only transceiver channel that is linked through the SMA cables. The new link shows up in the Links window.

Tcl Console Me	essages Serial I/O Li	inks × Seri	al I/O Scan	S					
Q   ¥   ♦	÷								
Name	Create Links	RX	Status	Bits	Errors	BER	BERT Reset	TX Pattern	RX Pattern
🖨 Ungrouped l	Create Link Group	1							
👻 🚳 Link Group S	Create Scan						Reset	PRBS 7-bit 🗸	PRBS 7-bit 😒
% Link 0	Create Swoon	MGT_X0Y8/RX	7.988 G	1.356	2.74E10	2.021	Reset	PRBS 7-bit 🗸	PRBS 7-bit 💉
	Create Sweep								

12. Click **Create Link** again to create link groups for the rest of the transceiver pairs. To do this ensure that the transceiver pairs are selected, and click the + sign icon (add new link) repeatedly, until all the links have been added to the new link group called Link Group Internal Loopback. Click **OK**.



XGTs		RX GTs	
Search: Q		Search: Q.	
ew Links			
+   -			
Description		RX	Internal Loopback
SLINKI	MGT_X019/TX (xc7k325(_0/Quad_117)	MGT_X019/RX (xc7x325t_0/Quad_117)	
a Link 0	MG1_A0110/1A (xc/k325t_0/Quad_117)	MGT_X0110/RX (xc7k325t_0/Quad_117)	
SLink 2	MCT_V0V11/TV (vc7k225t_0/0upd_117)		¥
S Link 2 Link 3	MGT_X0Y11/TX (xc7k325t_0/Quad_117)	MGT_X0Y11/RX (xc7k325t_0/Quad_117)	
<ul> <li>Link 2</li> <li>Link 3</li> <li>Link 4</li> <li>Link 5</li> </ul>	MGT_X0Y11/TX (xc7k325t_0/Quad_117) MGT_X0Y12/TX (xc7k325t_0/Quad_118) MGT_X0Y13/TX (xc7k325t_0/Quad_118)	MGT_X0Y11/RX (xc7k325_0/Quad_117) MGT_X0Y12/RX (xc7k325t_0/Quad_118) MGT_X0Y13/RX (xc7k325t_0/Quad_118)	
S Link 2 Link 3 Link 4 Link 5 Link 6	MGT_X0Y11/TX (xc7k325t_0/Quad_117) MGT_X0Y12/TX (xc7k325t_0/Quad_118) MGT_X0Y13/TX (xc7k325t_0/Quad_118) MGT_X0Y14/TX (xc7k325t_0/Quad_118)	MGT_X011/RX (xc7k325t_0/Quad_11/) MGT_X012/RX (xc7k325t_0/Quad_118) MGT_X013/RX (xc7k325t_0/Quad_118) MGT_X014/RX (xc7k325t_0/Quad_118)	
& Link 2 & Link 3 & Link 4 & Link 5 & Link 6 & Link 7	MGT_X0Y11/TX (xc7k325t_0/Quad_117)           MGT_X0Y12/TX (xc7k325t_0/Quad_118)           MGT_X0Y13/TX (xc7k325t_0/Quad_118)           MGT_X0Y14/TX (xc7k325t_0/Quad_118)           MGT_X0Y15/TX (xc7k325t_0/Quad_118)	MGT_X0T1/RX (xc7k325t_0/Quad_117) MGT_X0T12/RX (xc7k325t_0/Quad_118) MGT_X0T13/RX (xc7k325t_0/Quad_118) MGT_X0T14/RX (xc7k325t_0/Quad_118) MGT_X0T15/RX (xc7k325t_0/Quad_118)	
<ul> <li>Link 2</li> <li>Link 3</li> <li>Link 4</li> <li>Link 5</li> <li>Link 6</li> <li>Link 7</li> </ul>	MGT_X0Y11/TX (xc7k325t_0/Quad_117) MGT_X0Y12/TX (xc7k325t_0/Quad_118) MGT_X0Y13/TX (xc7k325t_0/Quad_118) MGT_X0Y14/TX (xc7k325t_0/Quad_118) MGT_X0Y15/TX (xc7k325t_0/Quad_118)	MGT_X0Y11/RX (xc7k325t_0/Quad_11)) MGT_X0Y12/RX (xc7k325t_0/Quad_118) MGT_X0Y13/RX (xc7k325t_0/Quad_118) MGT_X0Y14/RX (xc7k325t_0/Quad_118) MGT_X0Y15/RX (xc7k325t_0/Quad_118)	V V V

13. After the links have been created, they are added to the Links window as shown.

Tcl Console Messages	Serial I/O Lini	ks × Serial	I/O Scans						
Q   ₹   <b>≑</b>   <b>†</b>									
Name	ТХ	RX	Status	Bits	Errors	BER	BERT Reset	TX Pattern	R
Ungrouped Links (0)									
Y 🚳 Link Group SMA (1)							Reset	PRBS 7-bit 🗸	P
% Link 0	MGT_X0Y8/TX	MGT_X0Y8/RX	7.988 Gbps	1.343E12	2.645E11	1.969E-1	Reset	PRBS 7-bit 🐱	Р
✓ I Link Group Internal							Reset	PRBS 7-bit 🗸	Р
% Link 1	MGT_X0Y9/TX	MGT_X0Y9/RX	7.987 Gbps	3.805E12	2.079E12	5.465E-1	Reset	PRBS 7-bit 🗸	Р
% Link 2	MGT_X0Y10/TX	MGT_X0Y10/RX	7.988 Gbps	3.805E12	2.175E12	5.715E-1	Reset	PRBS 7-bit 🗸	Ρ

The status of the links indicate an 8.0 Gbps line rate.

For more information about the different columns of the Links windows, see the Vivado Design Suite User Guide: Programming and Debugging (UG908).

- 14. Change the GT properties of the rest of the transceivers as described above.
- 15. Next, create a 2D scan. Click Create Scan in the Links window.



General Propertie	es			
Tcl Console Me		Link Properties	Ctrl+E	ans
	×	Delete	Delete	
· · · · ·		Create Links		
Name		One also Linds One wa		us
🗅 Ungrouped I		Create Link Group		
👻 🚳 Link Group 🗧		Create Stan		
% Link 0		Create Sweep		Gbps
👻 🐁 Link Group I		Commit Properties		
% Link 1	C	Refresh Serial I/O Objects		Gbps

The Create Scan dialog box opens. In this dialog box, you can change the various scan properties. In this case, leave everything to its default value and click **OK**. For more information on the scan properties, see *Vivado Design Suite User Guide: Programming and Debugging* (UG908).





🍐 Create Sca	an		×								
Set the descri on the selecte	ption and oth d link.	er properties to create and optionally run a scan	4								
Link:	Link 0 (MGT_	ik 0 (MGT_X0Y8/TX, MGT_X0Y8/RX)									
Description:	Scan 0		8								
Scan Proper	ties		_								
<u>S</u> can type	6	2D Full Eyescan	-								
<u>H</u> orizonta	l increment:	8	•								
H <u>o</u> rizonta	l range:	-0.500 UI to 0.500 UI	-								
<u>V</u> ertical in	crement:	8	-								
V <u>e</u> rtical ra	ange:	100%									
Dwell											
• <u>B</u> ER:	1e-5		7								
		0 (	•								
✓ <u>R</u> un scan											
?		OK	el								

The Scan Plot window opens as shown in the following figure.







The 2D Scan Plot is a heat map of the BER value.

You can also perform a Sweep test on the links that you created earlier.

16. In the Links window, highlight Link 0 under the Link called Link Group SMA, right-click and select **Create Sweep**.



17. The Create Sweep dialog box opens, as shown below. Various properties for the Sweep test can be changed in this dialog box. Leave all the values to its default state and click **OK**.





Create Swe	еер					×
Select the swe	ep properue	s and values	10 0	reate and optionally run a set of so	cans on the selected link.	A .
Link: I	ink 0 (MGT	X0Y8/TX, MG	ат х	0Y8/RX)		
Description:	Sweep 0		_			8
Com Deve of						
Scan Proper	ues					
Scan type:		2D Full Eye	scar	۱ ×		
<u>H</u> orizontal	increment:	8		*		
H <u>o</u> rizontal	range:	-0.500 UI to	0.5	00 UI 🗸 🗸 🗸		
Vertical in	crement:	8		~		
Vertical ra	nge:	100%		~		
Dwell						
• <u>B</u> ER:	1e-5			*		
O <u>T</u> ime:				0 🌲		
Sween Pron	artice					
Sweep <u>m</u>	iode: Sen	ni Custom		For each property select values	s to be swept. The sweep will cover all combinations of property values.	
Set Prop	erties & Va	lues Prev	/iew	81 Scans		
+ -	-   +   -	t i				
Order	Property	Name	١	/alues to Sweep		# of Values
°o 1	RXTERM	1	•	100 mV,550 mV,1100 mV	•	3
% 2	TXDIFFS	WING	•	269 mV (0000),741 mV (0111),111	19 mV (1111) 🔹	3
% 3	TXPOST		• (	0.00 dB (00000),4.08 dB (01111),1	12.96 dB (11111)	3
°o 4	TXPRE		•	0.00 dB (00000),4.08 dB (01111),6	5.02 dB (11111)	3
Reset RX	after applyin	g Settings fo	read	ch scan		
Run swee	p					
						Oracit
					OK	Cancel

Because here are four different Sweep Properties and each of these properties has three different values (as seen in the Values to Sweep column), a total number of 81 sweep tests are carried out. The Scans window shows the results of all the scans that have been done for the selected link.

**CAUTION!** Since there are 81 scans to be done, it could be a few minutes before all the scans are complete.

Tcl Console Messages	Serial	IO Links Serial I/O Scans ×								?
Q   ≚   ♦   ▶   ■	D	B								
Name	Link	Link Settings	Reset RX	Scan Type	Status	Progress	Open Area	Open UI %	Horz Inc	r Horz Range
Scans (4)										
Sweep 0 (81)				2d_full_eye	Done				8	<ul> <li>-0.500 UI to 0.50</li> </ul>
Sweep 0 - Scan 2		RXTERM {100 mV} TXDIFFSWING {269 mV (0000)} TXPOST {0.00 dB (00000)} TXPRE {		2d_full_eye	Done	100%	10176	77.78	8	<ul> <li>-0.500 UI to 0.50</li> </ul>
🔲 Sweep 0 - Scan 3		RXTERM {100 mV} TXDIFFSWING {269 mV (0000)} TXPOST {0.00 dB (00000)} TXPRE {		2d_full_eye	Done	100%	10240	77.78	8	-0.500 UI to 0.50
🔤 Sweep 0 - Scan 4		RXTERM {100 mV} TXDIFFSWING {269 mV (0000)} TXPOST {0.00 dB (00000)} TXPRE {		2d_full_eye	Done	100%	10112	77.78	8	-0.500 UI to 0.50
🔤 Sweep 0 - Scan 5		RXTERM {100 mV} TXDIFFSWING {269 mV (0000)} TXPOST {4.08 dB (01111)} TXPRE {		2d_full_eye	Done	100%	10176	77.78	8	-0.500 UI to 0.50
🔤 Sweep 0 - Scan 6		RXTERM {100 mV} TXDIFFSWING {269 mV (0000)} TXPOST {4.08 dB (01111)} TXPRE {		2d_full_eye	Done	100%	10240	77.78	8	-0.500 UI to 0.50
Sweep 0 - Scan 7		RXTERM (100 mV) TXDIFFSWING (269 mV (0000)) TXPOST (4.08 dB (01111)) TXPRE (		2d_full_eye	Done	100%	10240	77.78	8	-0.500 UI to 0.5/
Sweep 0 - Scan 8		RXTERM (100 mV) TXDIFFSWING (269 mV (0000)) TXPOST (12.96 dB (11111)) TXPRE		2d_full_eye	Done	100%	10112	77.78	8	-0.500 UI to 0.5/
Sweep 0 - Scan 9		RXTERM (100 mV) TXDIFFSWING (269 mV (0000)) TXPOST (12.96 dB (11111)) TXPRE		2d_full_eye	Done	100%	10112	77.78	8	-0.500 UI to 0.5/
Sweep 0 - Scan 10		RXTERM {100 mV} TXDIFFSWING {269 mV (0000)} TXPOST {12.96 dB (11111)} TXPRE		2d_full_eye	Done	100%	10240	77.78	8	-0.500 UI to 0.5/
Sweep 0 - Scan 11		RXTERM (100 mV) TXDIFFSWING (741 mV (0111)) TXPOST (0.00 dB (00000)) TXPRE (-		2d_full_eye	Done	100%	10240	77.78	8	<ul> <li>-0.500 UI to 0.5/</li> </ul>
Sweep 0 - Scan 12		RXTERM (100 mV) TXDIFFSWING (741 mV (0111)) TXPOST (0.00 dB (00000)) TXPRE (		2d full eve	Done	100%	10112	77.78	8	-0 500 UI to 0 50

To see the results of any of the scans that have been performed, highlight the scan, rightclick, and select **Display Scan Plots**.



Tcl Console Messag	ges Serial I/O Links	Serial I/O Scans ×
Q   ¥   €   ▶		
Name	Link Link Setti	ings
> 🗁 Scans (4)		
👻 👩 Sweep 0 (81)		
🖸 Sweep (	Coop Bropartico	FSWING {269 mV (0000)} TXPOST {0.00 dB (000
Sweep C	Scan Properties	FSWING {269 mV (0000)} TXPOST {0.00 dB (000
🖸 Sweep C 🕨	Run Sweep or Scan	FFSWING {269 mV (0000)} TXPOST {0.00 dB (000
🖸 Sweep C	Stop Sweep or Scan	FFSWING {269 mV (0000)} TXPOST {4.08 dB (011
🖸 Sweep C 👩	Display Scan Plots	FSWING {269 mV (0000)} TXPOST {4.08 dB (011
🖸 Sweep 🕻 🍃	Write Scan Data	FSWING {269 mV (0000)} TXPOST {4.08 dB (011
Sweep C	Read Scan Data	FFSWING {269 mV (0000)} TXPOST {12.96 dB (11
Sweep C	Apply Link Sottings	FFSWING {269 mV (0000)} TXPOST {12.96 dB (11
🔄 Sweep C	Apply Link Settings	FFSWING {269 mV (0000)} TXPOST {12.96 dB (11
🖸 Sweep ( 🗙	Delete	Delete FSWING {741 mV (0111)} TXPOST {0.00 dB (000
Sweep C	Export to Spreadsheet.	FSWING {741 mV (0111)} TXPOST {0.00 dB (000

#### The Scan Plots window opens showing the details of the scan performed.







### Chapter 10

# Lab 9: Using the Vivado ILA Core to Debug JTAG-AXI Transactions

This lab illustrates how to insert an ILA core into the JTAG to AXI Master IP core example design, using the ILA's advanced trigger and capture capabilities.

#### What is the JTAG to AXI Master IP core?

The LogiCORE<sup>™</sup>LogiCORE IP JTAG-AXI core is a customizable core that can generate AXI transactions and drive AXI signals internal to the FPGA at run-time. This supports all memory-mapped AXI interfaces (except AXI4-Stream) and Lite protocol and can be selected using a parameter. The width of the AXI data bus is customizable. This IP can drive any AXI4-Lite or Memory-Mapped Slave directly. It can also be connected as master to the interconnect. Run-time interaction with this core requires the use of the Vivado<sup>®</sup> logic analyzer feature.

#### **Key Features**

- AXI4 master interface
- Option to select AXI4 and AXI4-Lite interfaces
- User controllable AXI read and write enable
- User Selectable AXI data width: 32 and 64
- Vivado Integrated Logic Analyzer Tcl Console interface to interact with hardware

#### **Additional Documentation**

JTAG to AXI Master LogiCORE IP Product Guide (PG174) contains additional information

## **Design Description**

This section has three steps as follows:

- 1. Creating a simple design in IP integrator that includes a System ILA and JTAG-to-AXI master.
- 2. Programming the Kintex<sup>®</sup>-7 FPGA KC705 Evaluation Kit Base Board and interacting with the JTAG to AXI Master IP core.



3. Using the ILA Advanced Trigger Feature to Trigger on an AXI Read Transaction.

## Step 1: Creating a new Vivado Project and Generating the IP Integrator Design with JTAG-to-AXI and System ILA

To create a project, use the New Project wizard to name the project, add RTL source files and constraints, and specify the target device.

- 1. Invoke the Vivado<sup>®</sup> IDE
- 2. In the Quick Start tab, click Create Project to start the New Project wizard. Click Next.
- 3. In the Project Name page, name the new project jtag\_2\_axi\_tutorial and provide the project location (C:/jtag\_2\_axi\_tutorial). Ensure that Create Project Subdirectory is selected. Click Next.
- 4. In the Project Type page, specify the Type of Project to create as RTL Project. Ensure that Do not specify sources at this time is checked. Click **Next**.
- 5. In the Default Part page, choose **Boards** and choose the **Kintex-7 KC705 Evaluation Platform**. Click **Next**.





Parts	Boards			
Reset A	NI Filters			
Vendor:	All 🗸 Name: All			
Search:	Q-	~		
Display	y Name	Preview	Vendor	File 1
Add D	augmer Card Connections		xilinx.com	1.4
Kintex Add D	-7 KC705 Evaluation Platform aughter Card Connections		xilinx.com	1.5
Kintex Add D	-UltraScale KCU105 Evaluation Platform aughter Card Connections		xilinx.com	1.4

6. In the New Project Summary page, click **Finish**.







7. In the leftmost panel of the Flow Navigator under Project Manager, click **Create Block Diagram**. A dialog box appears that allows you to specify a block diagram name. You can choose to specify a custom name or take the default. Click **OK**.





A		projec	t_2 - [/home	/mpia	zza/p	roject	t_2/pr	oject_	2.xpr] - Vi	vado 2018.	3.0								_ • ×
<u>File Edit Flow Tools Reports M</u>	(indow La⊻out	<u>V</u> iew <u>H</u> elp	Q- Quick A	locess															Ready
	ΦΣ 🖄	11 ×															I De	fault Layout	~
Flow Navigator 😤 🌲 ? 🔔	PROJECT MANAG	ER - project_2																	? ×
✓ PROJECT MANAGER	Sources			2		×	Proje	rt Summ	arv									2	пвх
Settings	Q ≚ ≑	+   2	• •			•	Over	view	Dashboard										
Language Templates	Design South Constraints	rces					Sett	ings E	dit										î
후 IP Catalog	✓ □ Simulation S	ources					Proj	ect nam		project_2									
V IP INTEGRATOR	> 🗅 Utility Source	es					Proj	ect locat duct fam	ion: ly:	/home/mpiazza Kintex-7	/project_	.2							
Create Block Design							Proj	ect part: module	name:	Kintex-7 KC705 Not defined	Evaluatio	on Pla	tform (xc)	7k325tffg	900-2	)			
Open Block Design	Hierarchy Lib	raries Con	npile Order				Tar	get langu	age:	Verilog									
Generate Block Design	Properties			? _		×	Sim	ulator lar	iguage:	Mixed									
<ul> <li>SIMULATION</li> </ul>				-	$\Rightarrow$	¢ –	Boa	rd Part											
Run Simulation																			
✓ RTL ANALYSIS		elect an object	to see properti	0.5			Boa	ird part i	iame: x	linx.com:kc705	part0:1.	5	orm						
> Open Elaborated Design	-	Repository path: /proj/xbuilds/2018.3_0815_0946/installs/lin64/Vivado/2018.3/								/data/boards/board_files									
✓ SYNTHESIS							<			usu viliny zom/L	2705								>
Run Synthesis	Tcl Console	lessages	Log Reports	Des	sign Ri	ins >	c											?	_ 0 6
> Open Synthesized Design	Q	$\  \  \  \ll \ $	▶   ≫   +	%															
✓ IMPLEMENTATION	Name	Constraints	Status Not started	WNS	TNS	WHS	THS	TPWS	Total Powe	r Failed Route	s LUT	FF	BRAMS	URAM	DSP	Start	Elapsed	Run Strate	gy thesis Defa
Run Implementation	⊳ impl_1	constrs_1	Not started															Vivado Im	plementatio
> Open Implemented Design																			
✓ PROGRAM AND DEBUG																			
👫 Generate Bitstream																			
> Open Hardware Manager	<			-	-	_	-	_											>

8. In the far right of the window is an empty block diagram design window labeled Diagram. Click the + sign in the middle of the pane or the + toolbar button to bring up a search window. In the Search field, type "JTAG to AXI" and double-click it to add the JTAG to AXI Master to the block diagram.





Board ? _ 🗆 🖆 Diagram	
<ul> <li>(Q)   Q)   33</li> </ul>	∑ ⊕  Q   ≍   ≑   <b>+</b>   °   ≯   ⊠   ≯   C   ⊴   :
Search: Q- JTAG to AXI	(1 match)
👎 JTAG to AXI Master	
roperties	This design is empty. Press the 🔸 button to add IP.
Report shing IF ser IP r 2d Vivac 1 = 00:C 1x.com:k 2ct_2/pr	46/installs/lin64/Vivado/2018.3/data/ip'. := 6768.984 ; gain = 7.852 ; free physical = 574
: source ENTER to select, ESC to cancel, Ctrl+	Q for IP details

9. The JTAG to AXI Master core appears on the IP integrator canvas. Double-click the core to view the Customization dialog. Review the available settings and click **OK** to accept the default core settings.





<b>A</b>	Re-customize IP			×
JTAG to AXI Master (1.2)				4
🚺 Documentation 🛛 🕞 IP Location				
Show disabled ports	Component Name jtag_axi_0			
	AXI Protocol	AXI4	~	
	AXI Address Width	32	~	
	AXI Data Width	32	~	
	AXI ID Width	1	0	[1 - 4]
	AXI4 Burst Type Support	ALL BURST TYPES	۷	
acik Aresete M_AXI +	Write Transaction Queue Length	1	0	[1 - 16]
	Read Transaction Queue Length	1	0	[1 - 16]
			ок	Cancel

- 10. Following the same process from the previous step, add the additional IP to the block diagram: AXI BRAM controller and Block Memory Generator. This creates a design using a simple AXI infrastructure to create AXI transactions that demonstrate the debugging capabilities of the System ILA core.
- 11. Before continuing, you need to customize AXI BRAM Controller and Block Memory Generator. Begin by locating the AXI BRAM Controller in the block diagram canvas and double-clicking on it. This invokes the Customization Dialog for the IP. Locate the Number of BRAM interfaces and set the value to 1. Click **OK**.





AXI BRAM Controller (4.0) Documentation IP Location Show disabled ports	Component Name axi_brar				4			
Documentation 🕞 IP Location	Component Name axi_brar							
Show disabled ports	Component Name axi_brar							
		m_ctrl_0						
	AXI Protocol		AXI4 V					
	Data Width		32	1				
	Memory Depth (Auto)		8192	1				
	ID Width (Auto)		0	/				
	Auto Support A	XI Narrow Bursts	Yes	/				
	BRAM Options							
	BRAM_INSTANCE (Aut	to) External	× .					
• s_axi_aresetn	Number of BRAM interfaces 1							
	ECC Options							
	Enable ECC	No 🗸						
	ECC TYPE	Hamming 🗸 🗸						
	Enable Fault Injection	No v						
	ECC Reset Value	0 ~						
				ОК	Cancel			

12. Next, locate the Block Memory Generator in the block diagram and double-click as in the previous step to invoke the Customization dialog. Clear Enable Safety Circuit check box. Click **OK**.





Ļ	Re-customize IP	)
Block Memory Generator (8.4)		4
Documentation 🛛 🗁 IP Location		
IP Symbol Power Estimation	Component Name blk_mem_gen_0	
Show disabled ports	Basic Port A Options Other Options Summary	
	Pipeline Stages within Mux 0 V Mux Size: 2x1	î
	Memory Initialization	.
	Load Init File	
	Coe File no_coe_file_loaded	
	Mem File no_mem_loaded	
	Eill Parapining Marran / Acations	- 1
	Remaining Memory Locations (Hex)	- 1
	Structural/UniSim Simulation Model Options	
	Defines the type of warnings and outputs are generated when a read-write or write-write collision occurs.	1
	Collision Warnings All 🗸	
	Behavioral Simulation Model Options	.
	Disable Collision Warnings	- 1
	Safety logic to minimize BRAM data corruption	. 1
	Enable Safety Circuit	~
		ncal
		ncer

13. At this point the design should look like the following figure.





Diagram × Address Editor ×	? & 또
	•
* Designer Assistance available. Run Connection Automation	
jtag_axi_0 axi_bram_ctrl_0	
arik + S_AXI	
M_AXI + A s_axi_aclk BRAM_PORTA + BRAM_PORTA	
ITAG to AXI Master	
AXI BRAM Controller	

14. Notice the green banner indicating that Designer Assistance is available at the top of the block diagram canvas. Click the **Run Connection Automation** button on this banner. When the Connection Automation window appears, click the radio button for All Automation, then click **OK**.



15. Notice, that the Clocking Wizard and Processor System Reset as well as an AXI SmartConnect are auto-inserted into the design. Also, take note that the Clocking Wizard clock and reset inputs are not connected and the Run Connection Automation banner persists. These inputs will be connected to physical input ports on the FPGA, wired to buttons on the KC705 board though customization of the Clocking Wizard. 16. Invoke the Customization Dialog for the Clocking Wizard by double-clicking the IP in the block diagram canvas. When the dialog appears, set CLKIN\_1 to sys\_diff\_clk and EXT\_RESET¬\_IN to reset. Click **OK**.

*Note*: It is not necessary to add constraints for these ports because the project has been generated using an evaluation board as the target and the IP allows the constraint information to be selected with the sys diff clk.

	Re-customize	IP	
ocking Wizard (6.0)			A
Documentation 🛛 🖨 IP Location			
IP Symbol Resource	Component Name clk_wiz		
Show disabled ports	Board Clocking Options Outp	ut Clocks MMCM Settings Summary	
	Associate IP interface with board inte	rface	
	IP Interface	Board Interface	
	CLK_IN1	sys diff clock	•
	CLK_IN2	Custom	+
	EXT_RESET_IN	reset	•
	Clear Board Parameters		
+ CLK_IN1_D clk_out1			
reset locked			
		04	Correl
		UK UK	Cancel

- 17. Just as before, locate the green banner indicating that Designer Assistance is Available and click **Run Connection Automation**. When the Run Connection Automation dialog appears select the button for All Automation. Click **OK**.
- 18. Now, sys\_diff\_clk and reset are connected to external ports. Examine the connectivity of the design and notice that it might be necessary to monitor AXI transactions between the JTAG to AXI master and the AXI BRAM Controller slave. This is possible if a System ILA is added to probe the AXI bus between the AXI BRAM Controller and the JTAG to AXI master.







19. To add a System ILA to the design, click the Add IP (+) button as in previous steps. Search for System ILA, and double click to add it to the block diagram. When it appears in the block diagram canvas, double-click on it to invoke the Customization Dialog. Ensure that both Capture Control and Advanced Trigger are selected. Also, set the Number of Comparators to the value 3. Click **OK**.





Δ	Re-customize IP
System ILA (1.1)	4
🚯 Documentation 🛛 🖨 IP Location	
IP Symbol Resources	Component Name system_ila_0
BRAM	To configure more than 64 probe ports use Vivado Tcl Console
Resource Estimates	General Options Interface Options
100.0	Monitor Type
90.0	Monitor Type INTERFACE 🗸
80.0	Number of Interface Slots 1
8 60.0	Sample Data Depth 1024 V
50.0	Same Number of Comparators for All Probe Ports
40.0	Number of Comparators 3 V
30.0	Trigger Out Port
10.0	Trigger In Port
0.0	Input Pipe Stages 0 V
0.0 1.0	Trigger And Storage Settings
	Capture Control
Resource Usage	Advanced Trigger
BRAM Slice: 5	
<	
	OK Cancel

20. Now, make a connection between the System ILA SLOT\_0\_AXI port and the S\_AXI port on the AXI BRAM Controller. Do this by clicking on the SLOT\_0\_AXI port and clicking again on the S\_AXI port on the AXI BRAM Controller.







21. When the Run Connection Automation banner appears, click it and select **All Automation**. Then click **OK**. Notice that the clk and resetn ports on the System ILA are connected to the AXI clock and the AXI reset.



- 22. In the upper left side of the Vivado IDE, click File  $\rightarrow$  Save Block Design. Select File  $\rightarrow$  Close Block Design in the same menu to close the block design.
- 23. In the sources window, right-click on **design\_1 block design** and select **Create HDL Wrapper**. Allow Vivado IDE to manage the wrapper, and click **OK**.
- 24. In the Flow Navigator on the left side of the Vivado IDE, click Generate Bitstream.
- 25. Click **OK** to implement the design.
- 26. Wait until the Vivado Status window shows write\_bitstream complete.
- 27. In the Bitstream Generation Completed dialog, select **Open Hardware Manager**, and click **OK**.





Bitstream Generation Completed ×	
Bitstream Generation successfully completed.	
Next	
Open Implemented Design	
○ <u>V</u> iew Reports	
● Open <u>H</u> ardware Manager	
◯ <u>G</u> enerate Memory Configuration File	
Don't show this dialog again	
OK Cancel	

# Step 2: Program the KC705 Board and Interact with the JTAG to AXI Master Core

- 1. Connect your KC705 board's USB-JTAG interface to a machine that has Vivado<sup>®</sup> IDE and cable drivers installed and power up the board.
- 2. The Hardware Manager window opens. Click **Open New Target**. The Open New Hardware Target dialog opens.



3. In the Connect to field choose **Local server**, and click **Next**.





🔥 Open New	Hardware Target	×
Hardware S Select local or local machine;	erver Settings remote hardware server, then configure the host name and port settings. Use Local server if the target is attached to the otherwise, use Remote server.	4
<u>C</u> onnect to:	Local server (target is on local machine)	
Click Next to	faunch and/or connect to the nw_server (port 3121) application on the local machine.	
?	< <u>Back</u> <u>Next&gt;</u> Einish	icel

*Note*: Depending on your connection speed, this may take about 10 to 15 seconds.

4. If there is more than one target connected to the hardware server, you see multiple entries in the Select **Hardware Target** page. In this tutorial, there is only one target as shown in the following figure. Leave these settings at their default values, and click **Next**.





٨.	Open New Hardware Target						
Se Se	Select Hardware Target Select a hardware target from the list of available targets, then set the appropriate JTAG clock (TCK) frequency. If you do not see the expected devices, decrease the frequency or select a different target.						4
	Hardware <u>T</u> arg	ets					
	Туре	Name		JTAG Clock Frequ	lency		
	xilinx_tcf	Xilinx/Port_#00	03.Hub_#0004	6000000	*		
	Hardware <u>D</u> evi	ces (for unknow	Add Xili	nx Virtual Cable (XV cify the Instruction I	C) Register (IR) I	ength)	
	Name	ID Code	IR Length				
	₩ xc7k325t_( Hardware serve	o 33651093 er: localhost:312	5				
(	?		< <u>E</u>	<u>a</u> ck <u>N</u> ex	t>	<u>F</u> inish	Cancel

- 5. Leave these settings at their default values as shown. Click **Next**.
- 6. In the Open Hardware Target Summary page, click **Finish** as shown in the following figure.





🍌 Open New Hardware	: Target	×
Open New Hardware	Target Open Hardware Target Summary Hardware Server Settings: Server: localhost:3121 Target Settings: Target Settings: Target xilinx_tcf/Xilinx/Port_#0003.Hub_#0004 Frequency: 6000000	<u>×</u>
E XILINX AL PROGRAMMABLE.	To connect to the hardware described above, click Finish	Incel

Wait for the connection to the hardware to complete. After the connection to the hardware target is made, the Hardware dialog shown in the following figure opens.

*Note*: The Hardware tab in the Debug view shows the hardware target and XC7K325T device that was detected in the JTAG chain.

Hardware	? _ 🗆 🗹	ί×
$Q \mid \underbrace{\star} \mid \diamondsuit \mid \varnothing \mid \triangleright \mid \gg \mid \blacksquare \mid$		٥
Name	Status	
Y localhost (1)	Connected	
✓ ✓ ✓ ✓ × xilinx_tcf/Xilinx/Port_#0003.Hu	Open	
✓ ⊕ xc7k325t_0 (1)	Not programmed	
📴 XADC (System Monitor)		

- 7. Next, program the previously created XC7K325T device using the .bit bitstream file by right-clicking the XC7K325T device, and selecting **Program Device** as shown in the following figure.
- 8. In the Program Device dialog verify that the .bit file is correct for the lab that you are working on. Click **Program** to program the device.





🍐 Program Device		×			
Select a bitstream programming file and download it to your hardware device. You can optionally select a debug probes file that corresponds to the debug cores contained in the bitstream programming file.					
Bitstre <u>a</u> m file:	1/jtag_axi_0_ex/jtag_axi_0_ex.runs/impl_1/example_jtag_axi_0.bit				
Debu <u>q</u> probes file:	Debug probes file: 1/jtag_axi_0_ex/jtag_axi_0_ex.runs/impl_1/example_jtag_axi_0.ltx 💿				
Cookie and of a	latur abaak				
?	<u>P</u> rogram Ca	ancel			

*Note*: Wait for the program device operation to complete. This may take few minutes.

9. Verify that the JTAG to AXI Master and ILA cores are detected by locating the hw\_axi\_1 and hw\_ila\_1 instances in the Hardware Manager window.



10. You can communicate with the JTAG to AXI Master core via Tcl commands only. You can issue AXI read and write transactions using the run\_hw\_axi command. However, before issuing these transactions, it is important to reset the JTAG to AXI Master core. Because the aresetn input port of the jtag\_axi\_0 core instance is not connected to anything, you need to use the following Tcl commands to reset the core:

reset\_hw\_axi [get\_hw\_axis hw\_axi\_1]




11. The next step is to create a 4-word AXI burst transaction to write to the first four locations of the BRAM:

set wt [create\_hw\_axi\_txn write\_txn [get\_hw\_axis hw\_axi\_1] -type WRITE address C0000000 -len 128 -data {44444444\_33333333\_22222222\_11111111]}

where:

- write\_txn is the name of the transaction.
- [get\_hw\_axis hw\_axi\_1] returns the hw\_axi\_1 object.
- -address C0000000 is the start address.
- -len 128 sets the AXI burst length to 128 words
- -data {4444444\_3333333\_2222222\_11111111} is the data to be written.

**Note:** The data direction is MSB to the left (i.e., address 3) and LSB to the right (i.e., address 0). Also note that the data will be repeated from the LSB to the MSB to fill up the entire burst.

12. The next step is to set up a 128-word AXI burst transaction to read the contents of the first four locations of the AXI-BRAM core:

```
set rt [create_hw_axi_txn read_txn [get_hw_axis hw_axi_1] -type READ -
address C0000000 -len 128]
```

where:

- read\_txn is the name of the transaction.
- [get\_hw\_axis hw\_axi\_1] returns the hw\_axi\_1 object.
- -address C0000000 is the start address.
- -len 128 sets the AXI burst length to 4 words.
- 13. After creating the transaction, you can run it as a write transaction using the run\_hw\_axi command:

run\_hw\_axi \$wt

This command should return the following:

INFO: [Labtools 27-147] : WRITE DATA is : 444444433333332222222211111111...

14. After creating the transaction, you can run it as a read transaction using the run\_hw\_axi command:

run\_hw\_axi \$rt

This command should return the following:

```
INFO: [Labtools 27-147] : READ DATA is : 44444443333333222222221111111...
```





# Step 3: Using ILA Advanced Trigger Feature to Trigger on an AXI Read Transaction

- 1. In the ILA hw\_ila\_1 dashboard, locate the Trigger Mode Settings area and set Trigger mode to **ADVANCED\_ONLY**.
- 2. In the Capture Mode Settings area, set the Trigger position to **512**.
- 3. In the Trigger State Machine area click the **Create new trigger state machine** link.

ettings - hw_ila_1	? _ 🗆 ×	Trigger Setup - hw_ila_1	Capture Setup -	hw_ila_1 Status - h	w_ila_1 × ?	_ 0
Trigger Mode Settings	_	শ্ৰ 🕨 🖌	¢			
Trigger mode: ADVANCED_ONLY ~		Core status				
Trigger state machine: BASIC_ONLY ADVANCED_ONLY		Idle	Pre-Trigger	Waiting for Trigger	Post-Trigger	
Capture Mode Settings		Trigger State Machine				
Capture mode: ALWAYS		Flag O	Flag 1	Flag 2	Flag 3	
Number of windows: 1 [1 - 1024]		Trigger state: 0				
Window data depth:         1024 →         [1 - 1024]		Window 1 of 1	Window sample	0 of 1024 Total sam	ple 0 of 1024	
Trigger position in window: 512 [0 - 1023]		Idle	Idle		dle	
General Settings	_					
Refresh rate: 500 ms						
		<			_	

4. In the New Trigger State Machine File dialog box, set the name of the state machine script to **txns.tsm**.

🍐 New Trigg	er State Machine File	×
Save In: 🕠	jtag_axi_0_ex	✓ Ø S S K S E E
Jimports           jimports           jitag_axi_0           jitag_axi_0           jitag_axi_0           jitag_axi_0           jitag_axi_0           jitag_axi_0           jitag_axi_0	_ex.cache _ex.hw _ex.loplanning _ex.ip_user_files _ex.runs _ex.sim _ex.srcs	Recent Directories          C/Vivado_Debug/2017.1/jtag_axi_0_ex/jtag_axi_0_ex.runs/impl_1 v         File Preview         Select a file to preview.
File <u>n</u> ame:	tins	
Files of type:	Trigger State Machine Files (.tsm)	×
		Save Cancel





5. A basic template of the trigger state machine script is displayed in the Trigger State Machine gadget. Expand the trigger state machine gadget in the ILA dashboard. Copy the script below after line 17 of the state machine script and save the file.

```
# The "wait_for_arvalid" state is used to detect the start
# of the read address phase of the AXI transaction which
# is indicated by the axi_arvalid signal equal to '1'
state wait_for_arvalid:
    if (design_1_i/system_ila_0/U0/net_slot_0_axi_arvalid == 1'b1) then
      goto wait_for_rready;
    else
      goto wait_for_arvalid;
    endif
#
# The "wait_for_rready" state is used to detect the start
# of the read data phase of the AXI transaction which
# is indicated by the axi_rready signal equal to '1'
state wait_for_rready:
  if (design_1_i/system_ila_0/U0/net_slot_0_axi_rready == 1'b1) then
    goto wait_for_rlast;
  else
    goto wait_for_rready;
  endif
# The "wait_for_rlast" state is used to detect the end
\# of the read data phase of the AXI transaction which
# is indicated by the axi_rlast signal equal to '1'.
# Once the end of the data phase is detected, the ILA core
# will trigger.
state wait_for_rlast:
  if (design_1_i/system_ila_0/U0/net_slot_0_axi_rlast == 1'b1) then
   trigger;
  else
   goto wait_for_rlast;
  endif
```

*Note*: Use the state machine to detect the various phases of an AXI read transaction:

- Beginning of the read address phase.
- Beginning of the read data phase.
- End of the read data phase.
- 6. Arm the trigger of the ILA by right-clicking the **hw\_ila\_1 core** in the Hardware Manager window and selecting **Run Trigger**.



Hardware				?		×	exa	mple_i	jtag_axi_0.v
Q ₹ ♦	Ø 🕨	<b>»</b>				۰		Wave	form - hw ila
Name				Status			6		
<ul> <li>Iocalhost (1)</li> </ul>			Connected				Q	+   -	
✓ ■ ✓ xilinx_tcf/Xilinx/Port_#0003.Hu			J Open 👸 IL					Status:Idle	
✓ ⊕ xc7k325t 0 (3)				Programmed			Jac	Man	ne
VADC (System N Hard			Hard	ware Device Prop	perties		C	trl+E	avi araddr[31
i hw axi 1 (AXI) Prog			Progr	am Device					axi_arburst[1:
₩ hw_ila_1 (u_ila Ver			Verifv						axi_arcache[3
			Run I	Frigger				N	axi_arlen[7:0]
			Due 1	nigger Frieses læres skiet	_			3	axi_arprot[2:0
		"	Run	inggerimmediati	e				axi_awaddr[3
		-	Stop 7	op Trigger					axi_arqos[3:0
		Enat		able Auto Re-trigger					axi_arsize[2:0
			Disat	ole Auto Re-trigge	er				axi_awourst[1
		Cre	Creat	e User Defined F	Probe				axi_awcache axi_awlen[7:0
		С	C Refresh Device Add Configuration Memory Device						
			Boot f	from Configuration Memory Device					
Hardware Device Properties Prog			Progr	rogram BBR Key					igs - hw_ila_1
xc7k325t_0			Clear	BBR Key					jer Mode Sett
Name:	xc7k325t_(		Progr	am eFUSE Regis	sters				rigger mode:
Part:	xc7k325t		Expor	t to Spreadsheet	t				rigger state m
ID code:	33651093								
IR length:	6							Capt	ture Mode Set

7. In the Trigger Capture Status window, note that the ILA core is waiting for the trigger to occur, and that the trigger state machine is in the wait\_for\_a\_valid state. Note that the pre-trigger capture of 512 samples has completed successfully:







8. In the Tcl console, run the read transaction that you set up in the previous section of this tutorial.

run\_hw\_axi \$rt

*Note*: The ILA core has triggered and the trigger mark is on the sample where the axi\_rlast signal is equal to '1', just as the trigger state machine program intended.





## Appendix A

## Additional Resources and Legal Notices

#### **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

### **Documentation Navigator and Design Hubs**

Xilinx<sup>®</sup> Documentation Navigator (DocNav) provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

- From the Vivado<sup>®</sup> IDE, select Help → Documentation and Tutorials.
- On Windows, select Start → All Programs → Xilinx Design Tools → DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In DocNav, click the **Design Hubs View** tab.
- On the Xilinx website, see the Design Hubs page.

*Note:* For more information on DocNav, see the Documentation Navigator page on the Xilinx website.





### **Please Read: Important Legal Notices**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https:// www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

#### AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

#### Copyright

© Copyright 2012-2019 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

