Partial Reconfiguration Decoupler v1.0



Vivado Design Suite

PG227 April 6 2016





Table of Contents

IP Facts

Chapter 1: Overview

Feature Summary	
Unsupported Features	
Licensing and Ordering Information	6

Chapter 2: Product Specification

Introduction to Decoupling
Operation
Control and Status
Decoupling Using Global Routing 14
Clock Domains
Use Cases
Performance and Resource Utilization 24
Port Descriptions
Register Space 27

Chapter 3: Designing with the Core

5	
apter 3: Designing with the Core	
Finding a Suitable Interface	
Clocking	
Resets	

Chapter 4: Design Flow Steps

Customizing and Generating the Core	32
Constraining the Core	39
Simulation	40
Synthesis and Implementation	41

Chapter 5: Test Bench

Demonstration Test Bench	42
Using the Demonstration Test Bench	42



Appendix A: Debugging

Finding Help on Xilinx.com	43
Debug Tools	44

Appendix B: Additional Resources and Legal Notices

IP Facts



Introduction

The Xilinx® Partial Reconfiguration Decoupler can be used to provide a safe and managed boundary between the static logic and a Reconfigurable Partition during Partial Reconfiguration.

The core can be customized for the number of interfaces, type of interfaces, decoupling functionality, status and control.

Features

- All Interface types registered in the Vivado® Design Suite are supported, including custom interfaces.
- Non-Vivado Design Suite interfaces are supported.
- Multiple interfaces per decoupler instance.
- The decoupling behavior can be configured for each interface.
- Each interface can have Clock Domain Crossing support.
- Optional Signal based control.
- Optional Signal based status.
- Optional AXI4-Stream based control.
- Optional AXI4-Stream based status.
- Optional AXI4-Lite based status and control.

L	ogiCORE™ IP Facts Table	
Core Specifics		
Supported Device Family ⁽¹⁾	UltraScale+™ Families, UltraScale™ Architecture, Virtex®-7, Kintex®-7, Artix®-7, Zynq®-7000 All Programmable SoC	
Supported User Interfaces	AXI4-Lite, AXI4-Stream	
Resources	Performance and Resource Utilization web page	
Provided with Core		
Design Files	Encrypted RTL	
Example Design	Not Provided	
Test Bench	VHDL	
Constraints File	Xilinx Design Constraints (XDC)	
Simulation Model	Source HDL	
Supported S/W Driver	N/A	
Tested Design Flows ⁽²⁾		
Design Entry	Vivado Design Suite	
Simulation	For supported simulators, see the Xilinx Design Tools: Release Notes Guide.	

	Support	
nthesis		Vivado synthesis

Provided by Xilinx at the Xilinx Support web page

Notes:

Syn

- 1. For a complete list of supported devices, see the Vivado IP catalog.
- 2. For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.



www.xilinx.com

Chapter 1



Overview

One or more Partial Reconfiguration (PR) Decoupler cores can be used to make the interface between a Reconfigurable Partition and the static logic safe while Partial Reconfiguration is occurring. When active, user-selected signals crossing between the Reconfigurable Partition and the static logic are driven to user configurable values. When inactive, signals are passed unaltered.

Feature Summary

Interface Aware

The PR Decoupler is interface aware to make it faster to connect to standard interfaces.

Multiple Options for Status and Control

The PR Decoupler can be controlled and queried using single signals, an AXI4-Lite interface, or AXI4-Stream interfaces. Any combination of these interfaces can be enabled at the same time.

Clock Domain Crossing

The PR Decoupler inserts clock domain crossing synchronizers if requested to manage decoupled interfaces which run from a different clock than the core's control interface.

Works with Partial Reconfiguration Controller

The PR Decoupler connects directly to the Partial Reconfiguration Controller using the signal based control interface. More information about this core is available in the *Partial Reconfiguration Controller LogiCORE IP Product Guide (PG193)* [Ref 1].



Unsupported Features

The PR Decoupler should not normally be configured using the Vivado® Design Suite set_property command. Instead, a custom set_property command is provided with the core. For more information, see Configuring the Core Using Tcl Commands. The exceptions to this are bus interface parameters, such as reset polarity and clock FREQ_HZ, which can be set using set_property.

Licensing and Ordering Information



IMPORTANT: In the Vivado Design Suite, the Partial Reconfiguration flow requires a license. Contact your local sales offices for pricing and ordering details [Ref 2].

IP License Type

This Xilinx® LogiCORE[™] IP module is provided at no additional cost with the Xilinx Vivado Design Suite under the terms of the Xilinx End User License. Information about this and other Xilinx LogiCORE IP modules is available at the Xilinx Intellectual Property page.

For more information, visit the <u>PR Decoupler</u> product page.

Chapter 2



Product Specification

Introduction to Decoupling

The Problems that Decoupling Solves

Designers of partially reconfigurable systems must consider several effects that can occur when reconfigurable modules are used.

- Undesirable values driven into the static logic: Signals driven by resources in the Reconfigurable Partition that is undergoing reconfiguration might take on undesirable values, namely:
 - They might glitch.
 - They might be driven to 1 by the interconnect which is undesirable if the signal is an active-High control signal.
 - They might be driven by a Reconfigurable Module that has not been reset and is therefore in an unknown state
- **Corruption of the new Reconfigurable Module**: Signals driven by the static logic into the Reconfigurable Partition that is undergoing reconfiguration can cause the newly loaded Reconfigurable Module to become corrupted. For example:
 - Spurious writes to memories can occur.
 - Parts of the reconfigurable module can start to operate while other parts do not. This can occur even with RESET_AFTER_RECONFIG because the GWE (Global Write Enable) signal is asynchronous to the user clock, so it could write enable parts of the new Reconfigurable Module in one user clock cycle but leave other parts write disabled.

If any of these effects are problematic for a design, you can use decoupling logic to manage the signal values on the boundary between the static logic and the Reconfigurable Partition that is undergoing reconfiguration.



Guidelines for Decoupled Signals

The signals that need to be decoupled are design-specific, and the following guidelines are recommended:

- Decouple all control signals generated from the Reconfigurable Partition.
- Decouple all control signals driven into the Reconfigurable Partition if the Reconfigurable Module being loaded cannot be fully reset before operation.
- If a Reconfigurable Module has logic that can start to execute without being qualified by a decoupled control signal, consider decoupling the appropriate input clock.

Operation

Figure 2-1 shows a simple decoupler that decouples a single signal.

- When the decouple input is 0, the rp_A input is passed unchanged to the s_A output.
- When the decouple input is 1, the rp_A input is decoupled from the s_A output, and s_A is driven to a constant value.




Figure 2-1: A Simple PR Decoupler

Configuring a PR Decoupler to decouple the static from a Reconfigurable Partition can be time consuming when done one signal at a time, so the PR Decoupler IP has been designed to be *interface aware*.

According to the Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994) [Ref 5],

"An interface is a grouping of signals that share a common function. An AXI4-Lite master, for example, contains a large number of individual signals plus multiple buses, which are all required to make a connection. If each signal or bus is visible individually on an IP symbol, the symbol will be visually very complex. By grouping these signals and buses into an interface, the following advantages can be realized. First, a single connection in IP integrator (or Tcl command) will make a master to slave connection. Next, the graphical representation of this connection will be simple - a single connection. Finally, Design Rule

www.xilinx.com



 \bigcirc

Checks (DRCs) that are aware of the specific interface can be run to assure that all the required signals are connected properly."

In the simplest case, an interface can contain one signal, such as CLOCK, DATA or RESET.

TIP: To view the interfaces available in the Vivado® Design Suite, select **Window > IP Catalog**, and click the **Interfaces** tab.

By specifying a defined interface, the PR Decoupler can create the appropriate code for all signals in the interface. For example, Figure 2-2 shows a full decoupler when the AXI4-Stream interface is selected.




Figure 2-2: Fully Decoupled AXI4-Stream Interface



The decoupling behavior for each decoupled interface can be customized. With the exception of the AXI4 interfaces listed Table 2-1, all signals in each interface are present and decoupled to 0. Decoupling all signals in an interface can waste resources, so the common interfaces in Table 2-1 have different defaults.

Table 2-1:	AXI4 Interfaces	Decoupling	Exceptions
------------	-----------------	------------	------------

Interface	Signal Decoupling Behavior
AXI4-Stream	Only the TVALID and TREADY signals are decoupled. TID, TDEST, TSTRB, TUSER and TKEEP signals are not present by default.
AXI4-MM	 Only the channel VALID and READY signals are decoupled. The channel USER, LAST, ID, LOCK, CACHE, PROT, REGION and QoS signals are not present by default. Additionally, when the PROTOCOL parameter is set to: AXI4LITE – the following signals are disabled: AWLEN, ARLEN, AWSIZE, ARSIZE, AWBURST, ARBURST, AWLOCK, ARLOCK, AWCACHE, ARCACHE, WLAST and RLAST. AXI3 – the following signals are fixed to 4 bits wide: AWLEN and ARLEN. AXI4 – the following signals are fixed to 8 bits wide: AWLEN and ARLEN. None – no restrictions are applied.

Figure 2-3 shows the default implementation for an AXI4-Stream decoupler.




Figure 2-3: Default Decoupling for AXI4-Stream Interfaces

The examples given so far have shown a decoupler that decouples a master interface on a Reconfigurable Partition. A *master interface* is one which initiates transactions, and a *slave interface* is one that responds to transactions. In the case of an interface with one signal, the master interface is the one that drives the signal, and the slave interface is the one that receives the signal.



The PR Decoupler IP can also decouple slave interfaces on a Reconfigurable Partition, as shown in Figure 2-4.




Figure 2-4: Decoupling a Master and a Slave AXI4-Stream Interface

Figure 2-4 also shows that one instance of a decoupler can decouple multiple Reconfigurable Partition interfaces. These can be of any interface type.

Control and Status

Control

The PR Decoupler IP provides several ways to control decoupling:

• **The decouple signal**: The decouple signal input to the PR Decoupler IP is not registered, so it directly controls the multiplexors in the decoupler. Set to 1 to enable decoupling, and set to 0 to disable decoupling from this interface.




- **The AXI4-Lite interface**: The AXI4-Lite interface provides access to a register that holds the control value to use. A write of 1 to the control register enables decoupling, and a write of 0 to this register disables decoupling from this interface.
- **The AXI4-Stream interface**: The AXI4-Stream interface provides access to a register that holds the control value to use. A write of 1 to the control register enables decoupling, and a write of 0 to this register disables decoupling from this interface.

These can be enabled in any combination, as long as at least one is enabled (see Table 2-2). The value used internally to control decoupling is the OR of all of these interfaces.

AXI4-Stream Interface	AXI4-Lite Interface	Decouple Signal	Decoupling
0	0	0	Off
	-	1	On
-0	1	-	On
1	-	-	On

Tahle 2-2.	Decoupling	Control	Combinations
TUDIC Z-Z,	Decoupling	Control	combinations

Figure 2-5 shows how these control interfaces combine to control the decoupling.



X14898-082115

Figure 2-5: PR Decoupler With All Control Options Enabled



Status

The PR Decoupler IP provides several ways to get the status of the decoupling:

- **The decouple_status signal**: The decouple_status signal output from the PR Decoupler IP is not registered, so it gives the immediate status of the decoupling. This can be used to control other PR Decouplers.
- **The AXI4-Lite interface**: The AXI4-Lite interface provides access to a register that holds the decoupling status.
- **The AXI4-Stream interface**: The AXI4-Stream interface provides access to the real-time value of the decoupling status.

These can be enabled in any combination. You can have no status interfaces enabled. Figure 2-6 shows a PR Decoupler with all of the control and status interfaces enabled.




Figure 2-6: PR Decoupler With All Control and Status Options Enabled

Additionally, each interface with Clock Domain Crossing enabled automatically gets an output status signal called <interface name>_decouple_status. This shows the value of the decoupling status in the interface's clock domain.



Decoupling Using Global Routing

By default, all signals selected for decoupling are decoupled using a LUT inferred by the Vivado tools. If the signal being decoupled is either a clock or a signal that needs to remain on the global routing network, the decoupler can be configured to use a BUFGCE or a BUFGCTRL primitive to implement the multiplexing.

- The BUFGCE primitive provides glitch free decoupling, but decoupling only takes effect after the input signal switches to the decoupled value. The BUFGCE primitive should only be used for clocks.
- The BUFGCTRL primitive provides instant decoupling, but it is not guaranteed to be glitch free because the IGNORE0 input is tied to 1. For more information, see the appropriate clocking guide: 7 Series FPGAs Clock Resources (UG472) [Ref 12], or UltraScale Architecture Clock Resources (UG572) [Ref 13].

If location constraints are required for these primitives, the instance name is constructed as follows:

```
b_<interface name>.<interface name>_<signal name>_<bit>_bufgce
```

```
b_<interface name>.<interface name>_<signal name>_<bit>_bufgctrl
```

In the case of single bit signals, <bit> is 0.

For example, for an interface called $intf_0$ that contained a clock called CLK, the name would be:

b_intf_0.intf_0_CLK_0_bufgce.

Clock Domains

If the clock used to generate signals for a decoupled interface is different from the clock that manages the decoupler's control interfaces, clock domain crossing can be enabled for that interface. When clock domain crossing is enabled, a reference clock input for the decoupled interface is added to the core's port map. This provides the clock to use for the secondary stages of the clock domain crossing synchronizer.

The clock for the primary stage of the clock domain crossing synchronizer is the AXI clock if available. If the AXI clock is not present (because all of the AXI4-Stream and AXI4-Lite interfaces are disabled), a reference clock called decouple_ref_clk is enabled on the port map, and that is used to clock the primary stage of the clock domain crossing synchronizer.



Example 1

Figure 2-7 shows a decoupler for an AXI4-Slave interface which requires no clock domain crossing.




Figure 2-7: Example 1 With No Clock Domain Crossing

Figure 2-8 shows the same example, but with a three-stage clock domain crossing synchronizer. Because there is no AXI clock in this example, a reference clock for the control interface is automatically included.








Figure 2-8: Example 1 With Three Stages of Clock Domain Crossing

Example 2

Figure 2-9 shows a more complex decoupler without clock domain crossing. This decoupler handles an AXI4-Stream interface called DATA and a FIFO Write channel interface called FIFO.







Figure 2-10 shows the same example, but with a three-stage clock domain crossing synchronizer on the DATA interface and a two-stage clock domain crossing synchronizer on the FIFO interface. Both of these interfaces have their own reference clock (DATA_ref_clk and FIFO_ref_clk) but decouple_ref_clk is not needed in this example because there is already an AXI clock for the control interfaces.





Use Cases

This section shows various use cases for the PR Decoupler IP.

One PR Decoupler Per Reconfigurable Partition

In the use case shown in Figure 2-11, one decoupler instance is used to manage all of the interfaces that exist between a Reconfigurable Partition and the static logic.






Figure 2-11: One PR Decoupler Per Reconfigurable Partition

Multiple PR Decouplers per Reconfigurable Partition

There is no need to have only one decoupler instance per Reconfigurable Partition. It might be easier to use multiple decouplers. For example, it might be desirable to have:

- 1. One decoupler per interface (see Figure 2-12).
- 2. One decoupler for all master interfaces, and one for all slave interfaces.
- 3. One decoupler of each interface type, regardless of interface mode (see Figure 2-13).






Figure 2-12: One PR Decoupler Per Interface






Figure 2-13: One PR Decoupler Per Interface Type

Other use cases are possible as well. The exact use case you use might be influenced by such things as:

- A desire to reduce the number of IP instances in a design.
- The ease of layout in the Vivado IP integrator.
- The ease of declaration and connection in HDL-based designs.
- The speed and ease of configuring many small decoupler instances, versus one large decoupler.
- Whether phased decoupling is required (see Phased Decoupling).

When multiple decouplers are used per Reconfigurable Partition, one can be designated as a *master* and the rest as *slaves*. The master decoupler is controlled by you, and the slaves are controlled by the decouple_status output of the master decoupler or of other slaves.

Figure 2-12 shows the bottom decoupler as the master decoupler, and in this case each slave decoupler is controlled by the decoupler next to it. The master decoupler can use any control interface type that is appropriate to the design. Figure 2-13 shows an AXI4-Lite interface being used.



Phased Decoupling

You might need to decouple/recouple different interfaces in a Reconfigurable Partition at different times. An example of this is to recouple the clock and reset inputs to a Reconfigurable Partition so that the Reconfigurable Module can be put into reset before the other interfaces are recoupled. Figure 2-14 shows this being handled with two independently controlled signals (decouple_early and decouple_late). Figure 2-15 shows this with one control signal and a two-clock cycle delay between the master decoupler and the slave decouplers.




Figure 2-14: Phased Decoupling With Independent Control Signals






Figure 2-15: **Phased Decoupling With One Control Signal and a Delay Line**

Integration with the Partial Reconfiguration Controller

The PR Decoupler IP has been designed to operate with the Partial Reconfiguration Controller IP, as shown in Figure 2-16. The rm_decouple output of the appropriate Virtual Socket Manager can be connected directly to the decouple control signal of the PR Decoupler core. If multiple decouplers are used, it can be connected to each decouple control signal directly, or the decouplers can be configured as shown in the master and slave use case, as previously discussed.








Figure 2-16: **PR Decoupler Controlled by the Partial Reconfiguration Controller**

Performance and Resource Utilization

For full details about performance and resource utilization, visit the <u>Performance and</u> <u>Resource Utilization web page</u>.



Port Descriptions

The port map of the PR Decoupler IP is dynamically created to match the configuration of the core. The following tables describe the ports:

- Table 2-3 shows the control and status ports. All of these are optional.
- Table 2-4 shows the ports for a single decoupled interface. Each PR Decoupler can decouple multiple interfaces.

Name	Direction	Description
aclk	Input	Rising-edge clock used for the AXI4-Lite and AXI4-Stream interfaces.
s_axi_reg_aresetn	Input	Synchronous active-Low reset for the AXI4-LITE interface.
s_axi_reg_awaddr	Input	Standard 1-bit wide AXI4-Lite signal for the optional register interface.
s_axi_reg_awvalid	Input	Standard AXI4-Lite signal for the optional register interface.
s_axi_reg_awready	Output	Standard AXI4-Lite signal for the optional register interface.
s_axi_reg_wdata	Input	Standard 32-bit wide AXI4-Lite signal for the optional register interface. Only bit 0 is used.
s_axi_reg_wvalid	Input	Standard AXI4-Lite signal for the optional register interface.
s_axi_reg_wready	Output	Standard AXI4-Lite signal for the optional register interface.
s_axi_reg_bresp	Output	Standard 2-bit wide AXI4-Lite signal for the optional register interface.
s_axi_reg_bvalid	Output	Standard AXI4-Lite signal for the optional register interface.
s_axi_reg_bready	Input	Standard AXI4-Lite signal for the optional register interface.
s_axi_reg_araddr	Input	Standard 1-bit wide AXI4-Lite signal for the optional register interface.
s_axi_reg_arvalid	Input	Standard AXI4-Lite signal for the optional register interface.
s_axi_reg_arready	Output	Standard AXI4-Lite signal for the optional register interface.
s_axi_reg_rdata	Output	Standard 32-bit wide AXI4-Lite signal for the optional register interface. Only bit 0 is used. Other bits return 0.
s_axi_reg_rresp	Output	Standard 2-bit wide AXI4-Lite signal for the optional register interface.
s_axi_reg_rvalid	Output	Standard AXI4-Lite signal for the optional register interface.
s_axi_reg_rready	Input	Standard AXI4-Lite signal for the optional register interface.
m_axis_status_tvalid	Output	Standard AXI4-Stream signal for the optional AXI4-Stream status channel.
m_axis_status_tdata	Output	Standard 32-bit wide AXI4-Stream signal for the optional AXI4-Stream status channel. Only bit 0 is used. Unused bits return 0.
s_axis_ctrl_aresetn	Input	Synchronous active-Low reset for the AXI4-Stream Control channel.

Table 2-3: Control and Status Port Descriptions



Name	Direction	Description	
s_axis_ctrl_tvalid	Input	Standard AXI4-Stream signal for the optional AXI4-Stream control channel.	
s_axis_ctrl_tready	Output	Standard AXI4-Stream signal for the optional AXI4-Stream control channel.	
s_axis_ctrl_tdata	Input	Standard 32-bit wide AXI4-Stream signal for the optional AXI4-Stream control channel. Only bit 0 is used.	
decouple	Input	Active-High control signal. When asserted, decoupling is enabled.	
decouple_status	Output	A single-bit signal giving the decoupled status of the core. Can be optionally enabled and disabled.	
decouple_ref_clk	Input	A reference clock for the decouple control signal. Automatically enabled when clock domain crossing is required and there are no AXI interfaces enabled. Disabled otherwise.	

Table 2-3: Control and Status Port Descriptions (Cont'd)
--

In Table 2-4, <name> is a user-defined name for the interface being decoupled. For example, rp_<name>_data could be:

- rp_fifo_data, where <name> = fifo.
- rp_counter_data, where <name> = counter.

Table 2-4: Per-Interface Port Descriptions

Name	Direction	Description
rp_ <name>_<signal></signal></name>	Input or Output	A signal <signal> in interface <name> that is to be attached to the Reconfigurable Partition.</name></signal>
s_ <name>_<signal></signal></name>	Input or Output	A signal <signal> in interface <name> that is to be attached to the static logic</name></signal>
<name>_ref_clk</name>	Input	A reference clock for interface <name>. Automatically enabled when clock domain crossing is required for this interface. Disabled otherwise.</name>
<name>_decouple_status</name>	Output	The decouple status for interface <name>. Automatically enabled when clock domain crossing is required for this interface. Disabled otherwise.</name>



Register Space

The PR Decoupler core register space is summarized in Table 2-5.

Register Address Map

Table 2-5: Register Summary

Address Space Offset	Name	Description
00h	CONTROL	Control register
00h	STATUS	Status register

Register Details

CONTROL (Control Register - Offset 00h)

The CONTROL register is write only, and is mapped to the same address as the STATUS register.

Table 2-6: Control Register Format

Bits	Meaning	Details
31:1	Reserved	Reserved
0	CMD	1: Turn decoupling on 0: Turn decoupling off

STATUS (Status Register - Offset 00h)

The STATUS register is read only and is mapped to the same address as the CONTROL register.

Table 2-7:	Status Reg	gister format
------------	------------	---------------

Bits	Meaning		Details
31:1	Reserved	Reserved	
0	STATE	1: Decoupling is enabled	
		0: Decoupling is disabled	

Chapter 3



Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

Finding a Suitable Interface

The Vivado® Design Suite provides many pre-defined interfaces which can be viewed from the Interface Catalog window in the Vivado Integrated Design Environment (IDE) (Figure 3-1).



TIP: To open the Interface Catalog window, select **Window > IP Catalog**, and click the **Interfaces** tab.

C	ores Interfaces	
\mathbf{Z}	Name	▲ Version > 2 Vendor VLNV
	🏽 🗁 Vivado Repository	
\	🖗 🗁 Advanced	
/	- 🕀 acc_fifo_read	 xilinx.com xilinx.com:interface:acc_fifo_read:1.0
•	- 🕀 acc_fifo_write	1.0 xilinx.com xilinx.com:interface:acc_fifo_write:1.0
	- 🕕 acc_handshake	1.0 xilinx.com xilinx.com:interface:acc_handshake:1.0
10	–⊕ acemm	1.0 xilinx.com xilinx.com:interface:acemm:1.0

Figure 3-1: Interface Catalog Window

Double-click an interface in the Interface Catalog (Figure 3-1) to open a window that contains more information about the interface (Figure 3-2).

Details	
Name:	acc_handshake
Version:	1.0
Description:	Accelerator Handshake Interface
Vendor:	xilinx.com
VLNV:	xilinx.com:interface:acc_handshake:1.0
Extends VLNV:	
Max Masters:	1
Max Slaves:	1

Figure 3-2: Interface Details Pane



Creating a Suitable Interface

If none of the existing interface types are suitable for your application, you have two options for creating a suitable interface.

The first option is to create an interface definition in the Vivado IDE by selecting **Tools > Create Interface Definition**. This is a useful approach if you need to use the interface in multiple decouplers.

The second option is to create an ad-hoc interface in the decoupler using the PR Decoupler customization page or configuration properties. To do this, create an interface of type **undef** and add signals that you require, as shown in Figure 3-3.

Interface Options				
Interface to Configu	ire	custom (undef))	
Interface Name		custom		
Interface VLNV		undef	undef	
The Protocol overla	ly to apply to the VLNV	None		
Interface Mode at F	RP	Master	Master	
Number of CDC Stages		0	0	
Signal Options				
New signal name	signal_2	Add Nev	w Signal	
Name	Present	Delete	Direction at the RP	
signal 1 👻			As defined in the inter	
No Signal 👻			As defined in the inter	

Figure 3-3: Creating an Custom "Undef" Interface

Clocking

There are four clocking scenarios possible with the core:

- 1. The instance has no clocks.
- 2. The instance has a single AXI clock.
- 3. The instance has a single AXI clock and one or more interface reference clocks.
- 4. The instance has a single reference clock for the decouple control signal, and one or more interface reference clocks.

www.xilinx.com



Scenarios 3 and 4 occur when the clock used to drive the control interface(s) is different from the clock used to generate signals to be decoupled. In this case, clock domain crossing hardware is enabled and reference clocks are required. These scenarios are discussed in detail in Clock Domains in Chapter 2.

Each clock on the core's interface⁽¹⁾, whether it is a control clock, a reference clock, or a clock to be decoupled, has a parameter FREQ_HZ which can be used to set the clock's frequency. When the core is generated in out-of-context mode, these frequencies are used to set clock constraints on the core instance. These frequencies are also used in IP integrator for error checking.

The property names are defined as:

CONFIG. < clock name > . FREQ_HZ

where <clock name> is one of:

- aclk_CLOCK for the AXI control interface clock.
- decouple_ref_clk_CLOCK for the decouple signal interface reference clock.

Some examples are found in Table 3-1.

Table 3-1: Property Names Examples

Property Name	Description
CONFIG.aclk_CLOCK.FREQ_HZ	The AXI control interface clock.
CONFIG.intf_0_CLK_CLOCK.FREQ_HZ	A clock called CLK in an interface of type xilinx.com:signal:clock_rtl:1.0 called intf_0.

These properties can be set using the standard Vivado set_property command. Additional constraints might be required when decoupling clocks using a BUFGCE primitive or a BUFGCTRL primitive. The Vivado tools treat the data inputs to these primitives as clocks, so the relationship between the data input and its control input (the decouple signal) might need to be defined using constraints.

Resets

The core has two reset signals:

- **s_axi_reg_aresetn**: An active-Low reset for the AXI4-Lite interface.
- **s_axis_ctrl_aresetn**: An active-Low reset for the AXI4-Stream control interface.

^{1.} A clock is a signal within an interface of type xilinx.com:signal:clock_rtl. No other signal gets a FREQ_HZ parameter, even if it is named to look like a clock.



These signals are only present on the core boundary when the appropriate interfaces are enabled. They only need to be asserted for a single clock cycle to take effect.





Design Flow Steps

This chapter describes customizing and generating the core, constraining the core, and the simulation, synthesis and implementation steps that are specific to this IP core. More detailed information about the standard Vivado® design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994) [Ref 1]
- Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 5]
- Vivado Design Suite User Guide: Getting Started (UG910) [Ref 6]
- Vivado Design Suite User Guide: Logic Simulation (UG900) [Ref 7]

Customizing and Generating the Core

This section includes information about using Xilinx® tools to customize and generate the core in the Vivado Design Suite.

If you are customizing and generating the core in the Vivado IP integrator, see the *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* (UG994) [Ref 1] for detailed information. IP integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value, run the validate_bd_design command in the Tcl console.

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

- 1. Select the IP from the Vivado IP catalog.
- 2. Double-click the selected IP or select the **Customize IP** command from the toolbar or right-click menu.

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 5] and the Vivado Design Suite User Guide: Getting Started (UG910) [Ref 6].

Note: Figures in this chapter are illustrations of the Vivado Integrated Design Environment (IDE). The layout depicted here might vary from the current version.

www.xilinx.com



Validation Tab

This tab is available on the left of the core customization page. The Validation tab lists any errors that remain with the current configuration. The core cannot be generated until all listed errors are fixed. When the configuration contains no errors, the tab displays the text "There are no errors."

Information Tab

This tab is available on the left of the core customization page. The Information tab provides the following information:

- The number of BUFGCTRL primitives used by the core instance. Because BUFGCE primitives are just BUFGCTRL primitives configured in a certain way, they are included in this count.
- The currently selected interface type.
- The signals that are enabled in the interface and if they are decoupled.
- The signals that are disabled in the interface.

Global Options

This tab is available on the right of the core customization page. The Global Options tab is used to configure the parts of the core that do not depend on the number of interfaces, or their configuration. The following options are available:

- Enable the AXI4-Lite Interface: Enables or disables the AXI4-Lite register interface.
- Enable the AXI4-Stream Control Channel: Enables or disables the AXI4-Stream control channel.
- Enable the AXI4-Stream Status Channel: Enables or disables the AXI4-Stream status channel.
- Enable the Decouple control signal: Enables or disables the decouple control signal.
- Enable the Decouple status signal: Enables or disables the decouple status signal.



Interface Options

This tab is available on the right of the core customization page. The Interface Options tab is used to configure the interfaces that the PR Decoupler core manages.

The tab is split into three areas which are discussed separately:

- 1. Control Buttons
- 2. Interface Options
- 3. Signal Options

Global Options Interface Options				
New Interface	elete Interface			_
Interface Options			2	
Interface to Configure	intf 0 (xllinx.com:interface:aximm rt	tl: 1.0)	•	
Interface Name	intf_0		8	
Interface VLNV	xilinx.com:interface:aximm rtl:1.0		Ŧ	
The Protocol overlay to apply to the VLN	V AXI4		Ŧ	
Interface Mode at RP	Master		•	
Number of CDC Stages	0		Ŧ	
Signal Options		6		3
New signal name				
Name Present Direction at the	RP	Width (bits) Dec	couple Decouple Value (h	iex) Resource Type
ARVALID 👻 🖉 As defined in th	e interface specification	~ 1	✓ 0x0	🙁 Infer 🔹 👻
ARREADY 👻 🖉 As defined in th	e interface specification	· 1	✓ 0x0	😒 infer 🔹 👻
AWVALID 👻 📝 As defined in th	e interface specification	• 1	☑ 0x0	区 Infer 🔹 👻

Figure 4-1: Core Customization Page Layout

Control Buttons

There are two control buttons available, one of which is automatically hidden when not required:

- **New Interface**: Click this button to add a new interface to the core.
- **Delete Interface**: Click this button to delete the currently selected interface. This button is only available when an interface is selected.

Interface Options

• **Interface to Configure**: This drop-down list contains the names of all the interfaces in the core. Select the interface you want to configure.





- **Interface Name**: This option contains the name of the selected interface. You can change the text in this box to change the name of the interface. The name must satisfy the following rules:
 - Contains only letters, numbers or "_" (underscore).
 - Does not start or end with "_" (underscore).
 - Does not contain "__" (double underscore).

Note: The name change only takes effect when you click another control in the customization page.

- **Interface VLNV**: Select the interface vendor, library, name, and version (VLNV) definition to use for this interface. Selecting **undef** lets you define the interface signals directly.
- **The Protocol Overlay to Apply to the VLNV**: Select the protocol to apply to this VLNV. Protocols apply some restrictions, such as presence and width, to some of the signals in the interface. This is only enabled for AXI4-MM interfaces and is only required to enable the Vivado IP integrator to connect the AXI-MM interfaces correctly. See Table 2-1 for details.
- **Interface Mode at Reconfigurable Partition**: Select the mode of the interface (master or slave) at the reconfigurable partition boundary.
- **CDC Stages**: The number of synchronization stages to use when crossing between clock domains. Valid values are 0, 2, 3, 4, 5, 6.

Signal Options

- **New Signal Name**: Enter the name of the new signal to create. This option is only available when the Interface Type is **undef**. The name must satisfy the following rules:
 - Contains only letters, numbers or "_" (underscore).
 - Does not start or end with "_" (underscore).
 - Does not contain "__" (double underscore).

Note: The name change only takes effect when you click another control in the customization page.

- **Name**: [Read only] The name of the signal in each row of the table.
- **Management**: [In IP integrator only] Select between user managed (manual) and IP integrator managed (auto).
- **Present**: Check the box to include the signal in the decoupler's port map. Uncheck the box to not include the signal in the decoupler's port map.
- **Delete**: [Undef interfaces only] Check the box to delete this signal.

Note: This triggers the delete so the check mark never actually appears in the box.

• **Direction**: Chose the direction of the signal. The options are:



- **Input to the Reconfigurable Partition**: Uses the signal as an input to the Reconfigurable Partition regardless of the interface mode.
- **Output from the Reconfigurable Partition**: Uses the signal as an output from the Reconfigurable Partition regardless of the interface mode.
- **As specified in the interface definition**: Use the direction specified in the interface definition.
- **Reversed from the interface definition**: Use the reverse of the direction specified in the interface definition.
- Width: The width of the signal in bits.
- **Decouple**: Check this box to decouple the signal in Decouple mode. Uncheck this box if the signal should pass through in Decouple Mode.
- **Decouple Value (hex)**: The signal is decoupled to this value. This field is not verified against the width of the signal. The MSBs in the value that cannot map to bits in the signal are quietly ignored.
- **Resource Type**: How the decoupling should be implemented for this signal. The options are:
 - **Buffer**: Use BUFGCTRL primitives to decouple each bit of this signal. This is not glitch free but it allows decoupling to happen instantly.
 - **Clock Buffer**: Use BUFGCE primitives to decouple each bit of this signal. This is glitch free but the signal only becomes decoupled when the input itself switches to the decoupled value.
 - **Infer**: Let the tools infer a primitive to use. This is typically a LUT regardless of signal type or load.

User Parameters

Table 4-1 shows the relationship between the fields in the Vivado IDE and the UserParameters (which can be viewed in the Tcl Console).

Vivado IDE Parameter/Value()	User Parameters/Value()	Default Value
Enable the AXI4-Lite Interface	HAS_AXI_LITE	0
Enable the AXI4-Stream Control Channel	HAS_AXIS_CONTROL	0
Enable the AXI4-Stream Status Channel	HAS_AXIS_STATUS	0
Enable the Decouple Control Signal	HAS_SIGNAL_CONTROL	1
Enable the Decouple Status Signal	HAS_SIGNAL_STATUS	1
Interface to Configure	No equivalent User Parameter	

Table 4-1: Vivado IDE Parameter to User Parameter Relationship



Vivado IDE Parameter/Value()	User Parameters/Value()	Default Value
Interface Name	No equivalent User Parameter. The name of each Interface is specified as part of the user parameter name (shown as <i_name> below)</i_name>	
Interface VLNV	INTF. <i_name>.VLNV() <i>Note:</i> This parameter is case sensitive.</i_name>	undef
Protocol to apply to the VLNV	INTF. <i_name>.PROTOCOL</i_name>	AXI4 if the VLNV is AXIMM; None otherwise
Interface Mode at Reconfigurable Partition	INTF. <i_name>.MODE</i_name>	master
Master	master	
Slave	slave	
Number of CDC Stages	INTF. <i_name>.CDC_STAGES (0, 2, 3, 4, 5, 6)</i_name>	0
New Signal Name	No equivalent User Parameter. The name of each signal is specified as part of the user parameter name (shown as <s_name> below)</s_name>	
Name (in Table)	No equivalent User Parameter. The name of each signal is specified as part of the user parameter name (shown as <s_name> below)</s_name>	
Present (in Table)	INTF. <i_name>.SIGNAL.<s_name>.PRESENT</s_name></i_name>	Variable
Direction at the Reconfigurable Partition (in Table)	INTF. <i_name>.SIGNAL.<s_name>. DIRECTION</s_name></i_name>	S
An input to the Reconfigurable Partition regardless of the interface direction	in	
An output from the Reconfigurable Partition regardless of the interface direction	out	
As defined in the interface specification	s (short form "same")	
Reversed from the interface specification	r (short for "reversed")	
Width (in Table)	INTF. <i_name>.SIGNAL.<s_name>. WIDTH</s_name></i_name>	Variable
Decouple (in Table)	INTF. <i_name>.SIGNAL.<s_name>. DECOUPLED (0, 1)</s_name></i_name>	Variable

Table 4-1: Vivado IDE Parameter to User Parameter Relationship



Vivado IDE Parameter/Value()	User Parameters/Value()	Default Value
Decouple Value (in Table)	INTF. <i_name>.SIGNAL.<s_name>. DECOUPLED_VALUE</s_name></i_name>	Variable
Resource Type (in Table)	INTF. <i_name>.SIGNAL.<s_name>. RESOURCE</s_name></i_name>	infer
Buffer	buffer	
Clock Buffer	clk_buffer	
Infer	infer	
Management (in Table). This is available in IP integrator only	INTF. <i_name>.SIGNAL.<s_name>. MANAGEMENT</s_name></i_name>	auto
Auto	auto	
Manual	manual	

Table 4-1: Vivado IDE Parameter to User Parameter Relationship

Notes:

Parameter values are listed in the table where the Vivado IDE parameter value differs from the user parameter value. Such values are shown in this table as indented below the associated parameter.

Configuring the Core Using Tcl Commands

The Partial Reconfiguration Decoupler can be configured from the Tcl command line by setting properties directly. A custom set_property command is generally required. The following command must be executed in the Vivado Tcl command line to access pr_decoupler_v1_0::set_property:

```
source [get_property REPOSITORY \
    [get_ipdefs
*pr_decoupler:1.0]]/xilinx/pr_decoupler_v1_0/tc1/api.tcl -notrace
```

Note: This can be placed in the Vivado Design Suite initialization file for ease of use.

Example 1: Decouple an AXI4-Stream master on the Reconfigurable Partition

Example 2: Decouple an AXI4-Stream master on the Reconfigurable Partition and an AXI4-MM slave on the Reconfigurable Partition

```
create_ip -vlnv xilinx.com:ip:pr_decoupler:1.0 -module_name prd_1
pr_decoupler_v1_0::set_property -dict [list\
    CONFIG.INTF.intf_0.VLNV xilinx.com:interface:axis_rtl:1.0 \
    CONFIG.INTF.intf_1.VLNV xilinx.com:interface:aximm_rtl:1.0 \
    CONFIG.INTF.intf_1.MODE slave\
    ] [get_ips prd_1]
```



Example 3: Decouple an AXI4-Stream slave on the Reconfigurable Partition with TUSER enabled and decoupled

Interface parameters such as a reset's polarity (POLARITY) or a clock's frequency (FREQ_HZ) should be set using set_property as normal.

Output Generation

The Partial Reconfiguration Decoupler delivers Synthesis and Simulation models as standard. For details, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 5].

In addition, the core delivers a configuration information text file containing useful information about the core configuration. This can be accessed in the **IP Sources** tab of the Vivado IDE in the instances **synthesis** group.

The text file can also be found on disk at:

<ip source dir>/documentation/configuration_information.txt

To access the text file on disk, disable IP Core Containers, or extract the file using the extract_files command.

This text file contains the following information:

- The property values used to configure the core.
- A command to regenerate the core as configured.

Constraining the Core

This section contains information about constraining the core in the Vivado Design Suite.

Required Constraints

The PR Decoupler core does not normally require user constraints. However, some constraints might be required in certain circumstances, as detailed in this section.

www.xilinx.com



Device, Package, and Speed Grade Selections

The PR Decoupler works with any device supported by the Vivado Design Suite.

Clock Frequencies

When the core is used in an out-of-context mode, a constraints file is automatically generated to constrain all relevant clocks to the frequencies specified using the instance's FREQ_HZ properties. You set these properties as described in Clocking.

When a signal is decoupled using a BUFGCE or a BUFGCTRL, additional constraints might be required by the tools, depending on how the instance is configured and how it is used in the system. Missing constraints will be highlighted by warning messages during implementation. For more details, see Clocking.

Clock Management

This section is not applicable for this IP core.

Clock Placement

When a signal is decoupled using a BUFGCE or a BUFGCTRL, additional constraints might be desirable to specify exactly which resources are used. For information on the instance names of these primitives, see Decoupling Using Global Routing.

Banking

This section is not applicable for this IP core.

Transceiver Placement

This section is not applicable for this IP core.

I/O Standard and Placement

This section is not applicable for this IP core.

Simulation

For comprehensive information about Vivado simulation components, as well as information about using supported third-party tools, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [Ref 7].

www.xilinx.com





IMPORTANT: For cores targeting 7 series or Zynq®-7000 devices, UNIFAST libraries are not supported. Xilinx IP is tested and qualified with UNISIM libraries only.

Synthesis and Implementation

For details about synthesis and implementation, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 5].

Chapter 5



Test Bench

This chapter contains information about the test bench provided in the Vivado® Design Suite.

Demonstration Test Bench

When the core is generated using the Vivado Design Suite, a demonstration test bench is created. This is a simple VHDL test bench that exercises the core.

The demonstration test bench source code is one VHDL file: demo_tb/ tb_<component_name>.vhd in the Vivado output directory. The source code is comprehensively commented.

Using the Demonstration Test Bench

The demonstration test bench instantiates the generated core. Compile the netlist and the demonstration test bench into the work library (see your simulator documentation for more information on how to do this). Then, simulate the demonstration test bench. View the test bench signals in your simulator waveform viewer to see the operations of the test bench.



Appendix A



Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools.

Finding Help on Xilinx.com

To help in the design and debug process when using the PR Decoupler, the <u>Xilinx Support</u> <u>web page</u> contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support.

Documentation

This product guide is the main document associated with the PR Decoupler. This guide, along with documentation related to all products that aid in the design process, can be found on the <u>Xilinx Support web page</u> or by using the Xilinx Documentation Navigator.

Download the Xilinx Documentation Navigator from the <u>Downloads page</u>. For more information about this tool and the features available, open the online help after installation.

Answer Records

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core can be located by using the Search Support box on the main <u>Xilinx support web page</u>. To maximize your search results, use proper keywords such as

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.



Master Answer Record for the PR Decoupler

AR: <u>65394</u>

Technical Support

Xilinx provides technical support at the Xilinx Support web page for this LogiCORE[™] IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support, navigate to the Xilinx Support web page.

Debug Tools

There are many tools available to address PR Decoupler design issues. It is important to know which tools are useful for debugging various situations.

Vivado Design Suite Debug Feature

The Vivado® Design Suite debug feature inserts logic analyzer and virtual I/O cores directly into your design. The debug feature also allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature in the Vivado IDE is used for logic debugging and validation of a design running in Xilinx devices.

The Vivado logic analyzer is used with the logic debug IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See the Vivado Design Suite User Guide: Programming and Debugging (UG908) [Ref 9].



Appendix B

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see <u>Xilinx</u>.

References

These documents provide supplemental material useful with this product guide:

- 1. Partial Reconfiguration Controller LogiCORE IP Product Guide (PG193)
- 2. Partial Reconfiguration in the Vivado Design Suite page on Xilinx.com
- 3. Vivado Design Suite User Guide: Partial Reconfiguration (UG909)
- 4. Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994)
- 5. Vivado Design Suite User Guide: Designing with IP (UG896)
- 6. Vivado Design Suite User Guide: Getting Started (UG910)
- 7. Vivado Design Suite User Guide: Logic Simulation (UG900)
- 8. *ISE to Vivado Design Suite Migration Guide* (<u>UG911</u>)
- 9. Vivado Design Suite User Guide: Programming and Debugging (UG908)
- 10. Vivado Design Suite User Guide: Implementation (UG904)
- 11. LogiCORE IP AXI Interconnect Product Guide (PG059)
- 12. 7 Series FPGAs Clocking Resources User Guide (UG472)
- 13. UltraScale Architecture Clocking Resources User Guide (UG572)



Revision History

The following table shows the revision history for this document.

	Revision
04/06/2016 1.0	 Update core to production status. Update the "Unsupported Features" section to remove text that is no longer relevant.
11/18/2015 1.0	Added support for UltraScale+ families.
09/30/2015 1.0	Initial Xilinx release.

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos.

© Copyright 2016 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

