# 1G/2.5G Ethernet PCS/PMA or SGMII v16.1

# LogiCORE IP Product Guide

**Vivado Design Suite** 

PG047 May 22, 2019





# **Table of Contents**

#### **IP Facts**

### **Chapter 1: Overview**

Applications	6
Recommended Design Experience	14
Licensing and Ordering	14

### **Chapter 2: Product Specification**

Standards	17
Performance	17
/oltage Requirements	18
Speed Grades	19
Resource Utilization	19
Port Descriptions	21
Register Space	42

### **Chapter 3: Designing with the Core**

General Design Guidelines	68
Shared Logic	70
Clocking	72
Resets	72
1000BASE-X or 2500BASE-X with Transceivers	75
SGMII/Dynamic Switching with Transceivers	84
Synchronous SGMII over LVDS	99
Asynchronous 1000BASE-X/SGMII over LVDS 1	14
The Ten-Bit Interface 1	22
Using the Client-Side GMII Datapath 1	
Auto-Negotiation 1	41
Dynamic Switching of 1000BASE-X and SGMII Standards         1	47
Interfacing to Other Cores 1	49
Special Design Considerations 1	64

### **Chapter 4: Design Flow Steps**



Constraining the Core	179
Simulation	182
Synthesis and Implementation	183

### Chapter 5: Example Design

1000BASE-X or 2500BASE-X with Transceiver Example Design	184
SGMII/Dynamic Switching Using a Transceiver Example Design	186
Synchronous SGMII over LVDS Example Design	187
Asynchronous 1000BASE-X/SGMII over LVDS Example Design	187
1000BASE-X with TBI Example Design	189
SGMII/Dynamic Switching with TBI Example Design	190

#### Chapter 6: Test Bench

<b>Customizing the Test Bench</b>	1	194
-----------------------------------	---	-----

#### Appendix A: Verification, Compliance, and Interoperability

Simulation	196
Hardware Testing	196

### Appendix B: Upgrading

Migrating to the Vivado Design Suite	198
Upgrading in the Vivado Design Suite	198

### Appendix C: 1000BASE-X State Machines

Introduction	218
Start of Frame Encoding	219
End of Frame Encoding	222

### **Appendix D: Receive Elastic Buffer Specifications**

Introduction	225
Receive Elastic Buffers: Depths and Maximum Frame Sizes	225
Clock Correction	230
Maximum Frame Sizes for Sustained Frame Reception	231
Jumbo Frame Reception	232

#### Appendix E: Implementing External GMII

GMII Transmitter Logic (Zynq-7000 and 7 Series Devices)	233
GMII Receiver Logic	234

## Appendix F: Debugging

Finding Help on Xilinx.com	235
Debug Tools	236

# **E** XILINX<sub>®</sub>

Simulation Debug	237
Hardware Debug	239

## Appendix G: Additional Resources and Legal Notices

Xilinx Resources	244
Documentation Navigator and Design Hubs	244
References	245
Training Resources	245
Revision History	246
Please Read: Important Legal Notices	248



# Introduction

The LogiCORE<sup>™</sup> IP 1G/2.5G Ethernet PCS/PMA or Serial Gigabit Media Independent Interface (SGMII) core provides a flexible solution for connection to an Ethernet Media Access Controller (MAC) or other custom logic. It supports two standards: the 1000BASE-X and 2500BASE-X Physical Coding Sublayer (PCS) and Physical Medium Attachment (PMA) operation, as defined in the IEEE 802.3-2008 standard and the Gigabit Media Independent Interface (GMII) to Serial-GMII (SGMII) bridge or SGMII to GMII bridge, as defined in the Serial-GMII Specification V1.7 (CISCO SYSTEMS, ENG-46158) [Ref 1].

Dynamic switching between 1000BASE-X and SGMII standards is also supported.

# **Features**

The LogiCORE<sup>™</sup> IP 1G/2.5G Ethernet PCS/PMA or SGMII core provides the following capabilities:

- Supported physical interfaces for 1000BASE-X and 2500BASE-X, SGMII, or 2.5G SGMII standards
- Integrated device-specific transceiver interface
- Support for SGMII over Select Input/Output (I/O) Low Voltage Differential Signaling (LVDS) in Zynq-7000, UltraScale, and 7 series devices
- Configured and monitored through MDIO
- 1000BASE-X or 2500BASE-X and SGMII Auto-Negotiation supported
- Support for full duplex only

Support preamble shrinkage for 2.5G core speed

LogiCORE IP Facts Table				
	Core Specifics			
Supported Device Family <sup>(1)</sup>	UltraScale+™ UltraScale™ Zynq® UltraScale+™ MPSoC Zynq-7000 SoC 7 series FPGAs			
Supported User Interfaces	GMII <sup>(2)</sup>			
Resources	Performance and Resource Utilization			
l	Provided with Core			
Design Files	Encrypted RTL			
Example Designs	Verilog and VHDL			
Test Bench	Demonstration Test Bench			
Constraints File	Xilinx Design Constraints (XDC)			
Simulation Model	Verilog and VHDL			
Supported S/W Driver	NA			
Tested Design Flows <sup>(3)</sup>				
Design Entry	Vivado® Design Suite			

Design Entry	Vivado® Design Suite				
Simulation	For supported simulators, see the Xilinx Design Tools: Release Notes Guide				
Synthesis	Vivado Synthesis				
Support					
Provided by Xilinx at the Xilinx Support web page					

Provided by Xilinx at the Xilinx Support web page

- 1. For a complete list of supported devices, see the Vivado IP catalog. For supported family configurations see Table 2-1. For supported speed grades see Speed Grades.
- 2. MII is supported only when used with EMAC0/EMAC1 present in the Zyng-7000 SoC and Zyng UltraScale+ MPSoC processing subsystem (PS).
- 3. For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.





# Chapter 1

# Overview

This product guide provides information for generating a 1000BASE-X or 2500BASE-X Ethernet Physical Coding Sublayer/Physical Medium Attachment (PCS/PMA) or a Serial Gigabit Media Independent Interface (SGMII) or 2.5G SGMII core, customizing and simulating the core using the provided example design, and running the design files through implementation using the Xilinx tools. The two standards supported are sufficiently similar to be supported in the same core.

The 1G/2.5G Ethernet PCS/PMA or SGMII IP core is a fully-verified solution that supports Verilog Hardware Description Language (HDL) and Very-High Speed Integrated Circuit (VHSIC) Hardware Description Language (VHDL.) In addition, the example design provided with the core supports both Verilog and VHDL.

For detailed information about the core, see the 1G/2.5G Ethernet PCS/PMA or SGMII product page.

# **Applications**

The core can be used for applications using the Ethernet 1000BASE-X, 2500BASE-X, SGMII or 2.5G SGMII standards.

# Ethernet 1000BASE-X or 2500BASE-X

Figure 1-1 shows a typical application for the core meeting the 1000BASE-X or 2500BASE-X standard using a device-specific transceiver to provide the Physical Coding Sublayer (PCS) and Physical Medium Attachment (PMA) sublayers for 1/2.5 Gigabit Ethernet.

- The PMA is connected to an external off-the-shelf Gigabit Interface Converter (GBIC) or Small Form-Factor Pluggable (SFP) optical transceiver to complete the Ethernet port.
- The GMII of the Ethernet 1000BASE-X or 2500BASE-X PCS/PMA is connected to an embedded Ethernet Media Access Controller (MAC), for example, the Xilinx Tri-Mode Ethernet MAC core in all supported devices or Ethernet MAC (EMAC0 or EMAC1) present in the Zynq®-7000 SoC or Zynq UltraScale+ processing subsystem (PS). The core does not support 2500BASE-X and 2.5G SGMII when the core is generated to interface with the Ethernet MAC (EMAC0 or EMAC1) present in the Zynq®-7000 SoC or Zynq UltraScale+ PS.

www.xilinx.com








Figure 1-1: Typical 1000BASE-X or 2500BASE-X Application

# 1G or 2.5G SGMII

The core can operate in two SGMII modes:

### GMII to SGMII Bridge

Figure 1-2 shows a typical application for the core, where the core is providing a GMII to SGMII bridge using a device-specific transceiver to provide the serial interface.

- The device-specific transceiver is connected to an external off-the-shelf Ethernet PHY device that also supports 1G or 2.5G SGMII. (This can be a tri-mode PHY providing 10BASE-T, 100BASE-T, and 1000BASE-T operation for 1G.)
- The core GMII interface is connected to an embedded Ethernet MAC, for example, the Xilinx Tri-Mode Ethernet MAC core (in supported devices) or Ethernet MAC (EMAC0 or EMAC1) present in the Zynq®-7000 SoC or Zynq UltraScale+ PS. The core does not support 2500BASE-X and 2.5G SGMII when the core is generated to interface with the Ethernet MAC (EMAC0 or EMAC1) present in the Zynq-7000 SoC or Zynq UltraScale+ PS.




Figure 1-2: Typical Application for GMII to SGMII Bridge Mode



### SGMII to GMII Bridge

Figure 1-3 shows a typical application for the core, where the core is providing a SGMII to GMII bridge using a device-specific transceiver to provide the serial interface. Operation in 2.5G SGMII mode is similar to 1G SGMII mode. Data rates of 25 Mb/s or 250 Mb/s are not supported for the 2.5G SGMII interface.

- The device-specific transceiver is connected to an external off-the-shelf Ethernet MAC device that also supports 1G or 2.5G SGMII. (This can be the Xilinx Tri-Mode Ethernet MAC core connected to the 1G/2.5G Ethernet PCS/PMA or SGMII core operating in GMII to SGMII mode)
- The GMII core interface is connected to a tri-mode or 2.5G PHY providing 10BASE-T, 100BASE-T, and 1000BASE-T operation.




Figure 1-3: Typical Application for SGMII to GMII Bridge Mode

# **1G/2.5G Ethernet PCS/PMA or SGMII Using a Device-Specific Transceiver**

Using the core with a device-specific transceiver provides the functionality to implement the 1000BASE-X or 2500BASE-X PCS and PMA sublayers. Alternatively, it can be used to provide a GMII to SGMII bridge.

The core interfaces to a device-specific transceiver, which provides some of the PCS layer functionality such as 8B/10B encoding/decoding, the PMA Serializer/Deserializer (SerDes), and clock recovery. Figure 1-4 shows the PCS sublayer functionality and the major functional blocks of the core. A description of the functional blocks and signals is provided in subsequent sections.

www.xilinx.com








Figure 1-4: Core Block Diagram Using a Device-Specific Transceiver

#### GMII Block

The core provides a client-side GMII. This can be used as an internal interface for connection to an integrated Ethernet MAC or other custom logic. Alternatively, the core GMII can be routed to device Input/Output Blocks (IOBs) to provide an off-chip GMII.

Zynq-7000 and 7 series devices support GMII at 3.3V or lower only in certain parts and packages.

**Note:** Some devices do not support 3.3V on pads. See the 7 Series FPGAs SelectIO Resources User Guide (UG471) [Ref 2] or the UltraScale Architecture SelectIO Resources User Guide (UG571) [Ref 3] for the respective device.

### PCS Transmit Engine

The PCS transmit engine converts the GMII data octets into a sequence of ordered sets by implementing the state diagrams of IEEE 802.3-2008 (Figures 36-5 and 36-6).

### PCS Receive Engine and Synchronization

The synchronization process implements the state diagram of IEEE 802.3-2008 (Figure 36-9). The PCS receive engine converts the sequence of ordered sets to GMII data octets by implementing the state diagrams of IEEE 802.3-2008, Figures 36-7a and 36-7b.



### **Optional Auto-Negotiation Block**

IEEE 802.3-2008 clause 37 describes the 1000BASE-X Auto-Negotiation function that allows a device to advertise the supported modes of operation to a device at the remote end of a link segment (link partner), and to detect corresponding operational modes that the link partner might be advertising. Auto-Negotiation is controlled and monitored through the PCS management registers. 2500BASE-X follows the same Auto-Negotiation function as defined in IEEE 802.3-2008 clause 37.

### **Optional PCS Management Registers**

Configuration and status of the core, including access to and from the optional Auto-Negotiation function, is performed with the 1000BASE-X PCS management registers as defined in IEEE 802.3-2008 clause 37. These registers are accessed through the MDIO, defined in IEEE 802.3-2008 clause 22, as if it were an externally connected PHY.

The PCS management registers can be omitted from the core. In this situation, configuration and status is made possible by using configuration vector and status signals. The configuration interface is provided to program Control register (Register 0) and Auto-Negotiation advertisement register (Register 4) independent of the MDIO interface. Bits corresponding to Remote fault and Pause in Register 5 are also part of Status vector.

When the core is using the SGMII standard, the register information is defined differently. 2500BASE-X uses the same PCS management registers as 1000BASE-X PCS.

#### Transceiver

The transceiver is a device-specific transceiver which provides PCS layer functionality such as 8B/10B encoding/decoding and PMA parallel-to-serial/serial-to-parallel conversion to interface to the PMD.


# Synchronous SGMII over LVDS Using Component Mode

The core can fully support SGMII using standard LVDS SelectIO technology logic resources. This enables direct connection to external PHY devices without the use of an FPGA transceiver. This implementation is shown in Figure 1-5. The core does not supports 2.5G SGMII modes for the LVDS physical interface. Synchronous SGMII over LVDS is not supported in UltraScale+ devices.

www.xilinx.com

Send Feedback





#### Figure 1-5: Core Block Diagram with Standard SelectIO Technology Support for SGMII

**Note:** For UltraScale<sup>™</sup> devices, clocking logic generates 125, 312.5, and 625 MHz clocks respectively. Frequencies shown in Figure 1-5 are applicable for 7 series devices.

The core netlist in this implementation is identical to that of Figure 1-4 and all core netlist blocks are identical to those described in 1G/2.5G Ethernet PCS/PMA or SGMII Using a Device-Specific Transceiver.

As shown in Figure 1-5, the Hardware Description Language (HDL) example design for this implementation provides additional logic to form the LVDS transceiver. The LVDS transceiver block fully replaces the functionality otherwise provided by an UltraScale or 7 series FPGA transceiver. This is only possible at a serial line rate of 1.25 Gb/s. The following subsections describe the design requirements.

#### 1G SGMII Only

The interface implemented using this method supports SGMII between the FPGA and an external PHY device; the interface cannot directly support 1000BASE-X.

#### Supported Devices

• Kintex<sup>®</sup> -7 devices, -2 speed grade or faster for devices with HR Banks or -1 speed grade or faster for devices with HP banks.



- Virtex ® -7 devices, -2 speed grade or faster for devices with HR Banks or -1 speed grade or faster for devices with HP banks.
- Artix <sup>®</sup> -7 devices, -2 speed grade or faster.
- Zynq-7000 devices, -2 speed grade or faster for XC7Z010/20 devices and -1 speed grade or faster for XC7Z030/45/100 devices.
- For UltraScale devices, any I/O supporting a maximum of 1.25 Gb/s should support SGMII over device LVDS. See the performance characteristics of I/O banks in the UltraScale device in the device data sheet.

**RECOMMENDED:** For Chip-to-Chip Copper Implementations, this interface supports an SGMII link between the FPGA and an external PHY device across a single PCB; keep the SGMII copper signal lengths to a minimum

# Asynchronous SGMII/1000BASE-X Over LVDS

The core supports Asynchronous SGMII/1000BASE-X over LVDS using High Speed SelectIO logic resources in Native Mode. This enables direct connection to an external PHY without using the FPGA transceiver. 2.5G data rates are not supported in this mode.

### Supported Devices

Asynchronous SGMII/1000BASE-X over LVDS is supported in UltraScale and UltraScale+ devices only.

# SGMII Using Asynchronous Oversampling over 7 Series FPGAs LVDS

See the LVDS 4x Asynchronous Oversampling Using 7 Series FPGAs application note (XAPP523) [Ref 4] for information about 7 series devices using asynchronous oversampling. The application note does not support 2.5G SGMII modes for the LVDS physical interface.

### SGMII Only

The interface implemented using this asynchronous oversampling method supports SGMII between the FPGA and an external PHY device; the interface cannot directly support 1000BASE-X or 2500BASE-X.

#### **Receiver UI Specification**



**IMPORTANT:** The DRU must have at least two valid sampling points per data bit, requiring 0.5 UI of opening. The settings of the FPGA add 0.125 UI of requirement making a total opening requirement at the receiver of 0.625 UI.



**RECOMMENDED:** For Chip-to-Chip Copper Implementations, this interface supports an SGMII link between the FPGA and an external PHY device across a single PCB; keep the SGMII copper signal lengths to a minimum.

# 1G Ethernet PCS/PMA or SGMII with Ten-Bit Interface

When used with the Ten-Bit Interface (TBI), the core provides the functionality to implement the 1000BASE-X PCS sublayer (or to provide SGMII support) with use of an external SerDes. TBI mode is not supported for 2500BASE-X or 2.5 SGMII data rates.




Figure 1-6: Core Block Diagram with TBI

The optional TBI is used in place of the device-specific transceiver to provide a parallel interface for connection to an external PMA SerDes device, allowing an alternative implementation for families without device-specific transceivers. In this implementation, additional logic blocks are required in the core to replace some of the device-specific transceiver functionality. These blocks are surrounded by a dashed line (see Figure 1-6). Other blocks are identical to those previously defined.

UltraScale+, Zynq UltraScale+ MPSoC, UltraScale, Zynq-7000, Artix-7, Spartan-7, and Virtex-7 devices do not support the TBI. Kintex-7 devices support TBI at 3.3 V or lower.

### 8B/10B Encoder

8B/10B encoding, as defined in IEEE 802.3-2008 specification, Tables 36-1a to 36-1e and Table 36-2), is implemented in a block SelectRAM<sup>™</sup> memory, configured as ROM, and used as a large look-up table.

www.xilinx.com



### 8B/10B Decoder

8B/10B decoding, as defined in IEEE 802.3-2008 specification, Tables 36-1a to 36-1e and Table 36-2), is implemented in a block SelectRAM memory, configured as ROM, and used as a large look-up table.

### Receive Elastic Buffer

The receive elastic buffer enables the 10-bit parallel TBI data, received from the PMA sublayer synchronously to the TBI receiver clocks, to be transferred onto the core internal 125 MHz clock domain.

The receive elastic buffer is an asynchronous First In First Out (FIFO) implemented in internal RAM. The operation of the receive elastic buffer attempts to maintain a constant occupancy by inserting or removing Idle sequences as necessary. This causes no corruption to the frames of data.

#### TBI Block

The core provides a TBI interface, which should be routed to device IOBs to provide an off-chip TBI.

# **Recommended Design Experience**

Although the 1G/2.5G Ethernet PCS/PMA or SGMII core is a fully-verified solution, the challenge associated with implementing a complete design varies depending on the configuration and functionality of the application. For best results, previous experience building high-performance, pipelined Field Programmable Gate Array (FPGA) designs using Xilinx implementation software with the Xilinx Design Constraints (XDC) is recommended.

Contact your local Xilinx representative for a closer review and estimation for your specific requirements.

# **Licensing and Ordering**

This Xilinx<sup>®</sup> LogiCORE IP module is provided at no additional cost with the Xilinx Vivado<sup>®</sup> Design Suite under the terms of the Xilinx End User License. Information about this and other Xilinx LogiCORE IP modules is available at the Xilinx Intellectual Property page. For information about pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your local Xilinx sales representative.







# **Product Specification**

Figure 2-1 shows the 1 Gigabit Ethernet PCS and PMA sublayers provided by this core, which are part of the Ethernet architecture. The MAC and all the blocks to the right are defined in the IEEE 802.3-2008 specification. Figure 2-1 also shows where the supported interfaces fit into the architecture.




Figure 2-1: Overview of Ethernet Architecture

## MAC

The Ethernet Media Access Controller (MAC) is defined in IEEE 802.3-2008, clauses 2, 3, and 4. A MAC is responsible for the Ethernet framing protocols and error detection of these frames. The MAC is independent of, and can connect to, any type of physical layer device.

# GMII and 1G or 2.5G SGMII

The Gigabit Media Independent Interface (GMII), a parallel interface connecting a MAC to the physical sublayers (PCS, PMA, and PMD), is defined in IEEE 802.3-2008, clause 35. For a MAC operating at a speed of 1 or 2.5 Gb/s, the full GMII is used; for a MAC operating at a speed of 10 Mb/s or 100 Mb/s, the GMII is replaced with a Media Independent Interface (MII) that uses a subset of the GMII signals.

The Serial-GMII (SGMII) is an alternative interface to the GMII/MII that converts the parallel interface of the GMII/MII into a serial format capable of carrying traffic at speeds of 10 Mb/s, 100 Mb/s, and 1 Gb/s or 2.5Gb/s. This radically reduces the I/O count and for this reason is often preferred by Printed Circuit Board (PCB) designers. The SGMII specification is closely related to the 1000BASE-X or 2500BASE-X PCS and PMA sublayers, which enables it to be offered in this core.



# **Physical Coding Sublayer**

The Physical Coding Sublayer (PCS) for 1000BASE-X operation is defined in IEEE 802.3-2008, clauses 36 and 37, and performs these operations:

- Encoding (and decoding) of GMII data octets to form a sequence of ordered sets
- 8B/10B encoding (and decoding) of the sequence ordered sets
- 1000BASE-X or 2500BASE-X Auto-Negotiation for information exchange with the link partner
- 2500BASE-X PCS operation is similar to 1000BASE-X operation as defined in IEEE 802.3-2008, clauses 36 and 37

# Ten Bit Interface

The Ten-Bit Interface (TBI), defined in IEEE 802.3-2008 clause 36 is a parallel interface connecting the PCS to the PMA and transfers the 8B/10B encoded sequence-ordered sets. The TBI should be used with an external SerDes device to implement the PMA functionality. This mode is not supported for 2.5 Gb/s data rates.

# **Physical Medium Attachment**

The Physical Medium Attachment (PMA) for 1000BASE-X operation, defined in IEEE 802.3-2008 clause 36, performs the following:

- Serialization (and deserialization) of code-groups for transmission (and reception) on the underlying serial Physical Medium Dependent (PMD)
- Recovery of the clock from the 8B/10B-coded data supplied by the PMD
- 2500BASE-X PMA operation is similar to 1000BASE-X operation as defined in IEEE 802.3-2008, clauses 36

The device-specific transceivers provide the serial interface required to connect the PMD.

# **Physical Medium Dependent**

The Physical Medium Dependent (PMD) sublayer is defined in IEEE 802.3-2008 clause 38 for 1000BASE-LX and 1000BASE-SX (long and short wavelength laser). This type of PMD is provided by the external GBIC or SFP optical transceivers. An alternative PMD for 1000BASE-CX (short-haul copper) is defined in IEEE 802.3-2008 clause 39.

 2500BASE-X PMD operation is similar to 1000BASE-X operation as defined in IEEE 802.3-2008





# Standards

- Ethernet Standard 802.3-2008 Clauses 22, 35, 36 and 38 [Ref 5]
- Serial-GMII Specification V1.7 (CISCO SYSTEMS, ENG-46158) [Ref 1]

# Performance

This section details the performance information for various core configurations.

# **Maximum Frequencies**

The core operates at 125 MHz for the 1 Gb/s data rate (1.25Gb/s line rate) and 312.5 MHz at 2.5 Gb/s data rates (3.125 Gb/s line rate) in modes having device transceivers.

## Latency

The stand-alone core does not meet all the latency requirements specified in IEEE 802.3-2008 because of the latency of the elastic buffers in both TBI and device-specific transceiver versions. However, the core can be used for backplane and other applications where strict adherence to the IEEE latency specification is not required.

Where strict adherence to the IEEE 802.3-2008 specification is required, the core can be used with an Ethernet MAC core that is within the IEEE specified latency for a MAC sublayer. For example, when the core is connected to the Xilinx Tri-Mode Ethernet MAC core, the system as a whole is compliant with the overall IEEE 802.3-2008 latency specifications.

### Latency for 1000BASE-X PCS with TBI

The following measurements are for the core only and do not include any IOB registers or the TX elastic buffer added in the example design.

#### **Transmit Path Latency**

As measured from a data octet input into gmii\_txd[7:0] of the transmitter side GMII until that data appears on tx\_code\_group[9:0] on the TBI interface, the latency through the core in the transmit direction is 5 clock periods of gtx\_clk.

#### **Receive Path Latency**

Measured from a data octet input into the core on **rx\_code\_group0[9:0]** or **rx\_code\_group1[9:0]** from the TBI interface (until that data appears on **gmii\_rxd[7:0]** of the receiver side GMII), the latency through the core in the receiver



direction is equal to 16 clock periods of gtx\_clk, plus an additional number of clock cycles equal to the current value of the receive elastic buffer.

The receive elastic buffer is 32 words deep. The nominal occupancy will be at half-full, thereby creating a nominal latency through the receiver side of the core equal to 16 + 16 = 32 clock cycles of  $gtx_clk$ .

#### Latency for 1000BASE-X or 2500BASE-X PCS/PMA Using a Transceiver

These measurements are for the core only; they do not include the latency through the device-specific transceiver or the TX elastic buffer added in the example design.

#### Transmit Path Latency

As measured from a data octet input into gmii\_txd[7:0] of the transmitter side GMII (until that data appears on txdata[7:0] on the serial transceiver interface), the latency through the core in the transmit direction is 4 clock periods of userclk2.

#### **Receive Path Latency**

As measured from a data octet input into the core on **rxdata[7:0]** from the serial transceiver interface (until that data appears on **gmii\_rxd[7:0]** of the receiver side GMII), the latency through the core in the receive direction is six clock periods of **userclk2**.

### Latency for SGMII

When implementing the SGMII standard, the core latency figures are identical to the latency for the core using the serial transceiver. These figures do not include the latency through the serial transceiver or any elastic buffers added in the example design.

# Throughput

The core operates at a full lane rate of 1.25 Gb/s or 3.125 Gb/s depending on the data rate selected in Vivado IDE.

# **Voltage Requirements**

Virtex <sup>®</sup> -7 devices support GMII at 3.3 V or lower only in certain parts and packages; see the *7 Series FPGAs SelectIO Resources User Guide* (UG471) [Ref 2]. Kintex <sup>®</sup> -7 devices support TBI and GMII at 3.3 V or lower. Artix <sup>®</sup> -7 and Zynq <sup>®</sup> -7000 devices support GMII at 3.3 V or lower.



# **Speed Grades**

UltraScale+<sup>™</sup>, UltraScale<sup>™</sup>, Zynq-7000 SoC, and 7 Series devices support speed grade -1 and faster for GT transceiver interface.

For information about the SGMII 1000BASE-X LVDS interface, see Synchronous SGMII over LVDS and Asynchronous 1000BASE-X/SGMII over LVDS.

# **Resource Utilization**

For details about resource utilization, visit Performance and Resource Utilization.

Table 2-1 and Table 2-2 show the supported interfaces per device family for 1G and 2.5G rates.

Table 2-1:	1G Core Family Support	
	To core running support	

					Logi	ORE IP Functionality				
Device Family	1000BASE-X					GMII to SGMII Bridge or SGMII to GMII Bridge			1000BASE-X and SGMII Standards with Dynamic Switching	
	тві	Device Specific Transceiver	Async LVDS SelectIO	тві	Device Specific Transceiver	Synchronous LVDS SelectIO	Async LVDS SelectIO	ТВІ	Device Specific Transceiver	
UltraScale	No	Yes	Yes	No	Yes	Yes	Yes	No	Yes	
UltraScale+	No	Yes	Yes	No	Yes	No (Asynchronous solution can be used for Synchronous implementations)	Yes	No	Yes	
Zynq-7000	No	Yes	No	No	Yes	Yes (Supported in -2 speed grades and faster for Z-7010, Z-7015, and Z-7020 devices. For other Zynq devices speed grade -1 and above are supported.)	Available through XAPP523 [Ref 4]	No	Yes	
Virtex-7	No	Yes	No	No	Yes	Supported in -2 speed grade and faster parts for HR banks; -1 speed grade and faster for HP banks	Available through XAPP523 [Ref 4]	No	Yes	



#### Table 2-1: 1G Core Family Support (Cont'd)

		LogiCORE IP Functionality							
Device Family			1000BASE-X GMII to SGMII Bridge or SGMII to GMII Bridge					1000BASE-X and SGMII Standards with Dynamic Switching	
	тві	Device Specific Transceiver	Async LVDS SelectIO	тві	Device Specific Transceiver	Synchronous LVDS SelectIO	Async LVDS SelectIO	ТВІ	Device Specific Transceiver
Kintex-7	Yes	Yes	No	Yes	Yes	Supported in -2 speed grade and faster parts for HR banks; -1 speed grade and faster for HP banks	Available through XAPP523 [Ref 4]	Yes	Yes
Artix-7	No	Yes	No	No	Yes	Supported in -2 speed grades and faster.	No	No	Yes
Spartan-7	No	No	No	No	No	Supported in -2 speed grades and faster.	No	No	No

Table 2-2: 2.5G Core Family Support

		Lo	giCORE IP Functio	nality			
Device Family	250	OBASE-X			I to 2.5G SGMII bridge or G SGMII to GMII Bridge		
	TBI/LVDS SELECT IO	Device specific Transceiver	Any Interface	TBI/LVDS Select IO	Device specific Transceiver		
UltraScale	No	Yes	No	No	Yes		
UltraScale+	No	Yes	No	No	Yes		
Zynq-7000	No	Yes (excluding devices having only GTP transceivers with -1 speed grades)	No	No	Yes (excluding devices having only GTP transceivers with -1 speed grades)		
Virtex-7	No	Yes	No	No	Yes		
Kintex-7	No	Yes	No	No	Yes		
Artix-7	No	Yes (for -2, -2L, and -3 speed grades)	No	No	Yes (for -2, -2L, and -3 speed grades)		
Spartan-7	No	No	No	No	No		




# **BUFG Usage**

BUFG usage does not consider multiple instantiations of the core, where clock resources can often be shared.

BUFG usage does not include the reference clock required for IDELAYCTRL. This clock source can be shared across the entire device and is not core specific.

# **Port Descriptions**

The core pinout for 1000BASE-X, 2500BASE-X, SGMII, or 2.5G SGMII or Dynamic Switching in the core using transceivers is shown in Figure 2-2.



*Figure 2-2:* Core Pinout with Transceiver in the Core

#### Notes:

1. Pins are visible only if SGMII is enabled.



- 2. Pins are visible only if MDIO is enabled.
- 3. Pins are visible only if Auto-Negotiation is enabled.
- 4. Pins are visible only if Auto-Negotiation and MDIO are enabled.
- 5. Pins are visible only when TEMAC selected as the interface (speed\_is\_10\_100 and speed\_is\_100 inputs are not applicable for 2.5 Gb/s mode.).
- 6. Pins are visible only when Gigabit Ethernet MAC (GEM) selected as the interface. These pins are part of the GMII interface.
- 7. Pins are visible if (a) Auto-Negotiation and dynamic switching are enabled OR (b) dynamic switching and MDIO are enabled.
- 8. Pins are visible only if Transceiver Debug is enabled.
- 9. Direction of pins changes if shared logic is part of the core. The direction shown here is when shared logic is part of the example design.

The core pinout for 1000 BASE-X, 2500BASE-X, SGMII, or 2.5G SGMII or Dynamic Switching using the transceiver in the example design is shown in Figure 2-3.






Figure 2-3: Core Pinout with Transceiver in Example Design

- 1. Pins are visible only if SGMII is enabled.
- 2. Pins are visible only if MDIO is enabled.
- 3. Pins are visible only if Auto-Negotiation is enabled.
- 4. Pins are visible only if Auto-Negotiation and MDIO are enabled.
- 5. Pins are visible only when TEMAC selected as the interface (speed\_is\_10\_100 and speed\_is\_100 inputs are not applicable for 2.5 Gb/s mode.).
- 6. Pins are visible only when Gigabit Ethernet MAC (GEM) selected as the interface. These pins are part of the GMII interface.
- 7. Pins are visible if (a) Auto-Negotiation and dynamic switching are enabled OR (b) dynamic switching and MDIO are enabled.
- 8. See Table 2-12 for signals.



#### The core pinout for SGMII over LVDS is shown in Figure 2-4.





Figure 2-4: Pinout for SGMII over LVDS Mode

- 1. Pins are visible only if MDIO is enabled.
- 2. Pins are visible only if Auto-Negotiation is enabled.
- 3. Pins are visible only if Auto-Negotiation and MDIO are enabled.
- 4. Direction of pins changes if shared logic is part of the core. The direction shown here is when shared logic is part of the example design.
- 5. Pins are visible only when TEMAC selected as the interface.
- 6. Pins are visible only when GEM selected as the interface. These pins are part of the GMII interface.



#### The core pinout for TBI mode is shown in Figure 2-5.





- 1. Pins are visible only if SGMII is enabled.
- 2. Pins are visible only if MDIO is enabled.
- 3. Pins are visible only if Auto-Negotiation is enabled.
- 4. Pins are visible only if Auto-Negotiation and MDIO are enabled.
- 5. Pins are visible if (a) Auto-Negotiation and dynamic switching are enabled OR (b) dynamic switching and MDIO are enabled.





# **GMII** Ports

Table 2-3 describes the core GMII interface ports common to all core configurations. These are typically attached to an Ethernet MAC, either off-chip or internally integrated. The HDL block level design delivered with the core connects these signals to IOBs. For more information, see Using the Client-Side GMII Datapath.

Signal	Direction	Description
gmii_txd[7:0] <sup>(1)</sup>	Input	GMII Transmit data from MAC.
gmii_tx_en (1)	Input	GMII Transmit control signal from MAC.
gmii_tx_er <sup>(1)</sup>	Input	GMII Transmit control signal from MAC.
gmii_rxd[7:0] <sup>(2)</sup>	Output	GMII Received data to MAC.
gmii_rx_dv <sup>(2)</sup>	Output	GMII Received control signal to MAC.
gmii_rx_er <sup>(2)</sup>	Output	GMII Received control signal to MAC.
gmii_isolate <sup>(2)</sup>	Output	IOB 3-state control for GMII Isolation. Only of use when implementing an External GMII as shown by the block level design HDL.

Table 2-3: GMII Interface Signal Pinout

#### Notes:

1. When the TX elastic buffer is present, these signals are synchronous to gmii\_tx\_clk. When the TX elastic buffer is omitted, see <sup>(2)</sup>.

2. These signals are synchronous to the internal 125 MHz reference clock of the core. This is userclk2 when the core is used with the device-specific transceiver; gtx\_clk when the core is used with TBI.

# **MDIO Management Interface Ports**

Table 2-4 describes the optional MDIO interface signals of the core that are used to access the PCS management registers. These signals are typically connected to the MDIO port of a MAC device, either off-chip or to an internal MAC core. For more information, see Management Registers.

Signal	Direction	Clock Domain	Description
mdc	Input	N/A	Management clock (<= 2.5 MHz).
mdio_i <sup>(1)</sup>	Input	mdc	Input data signal for communication with MDIO controller (for example, an Ethernet MAC). Tie High if unused.
mdio_o <sup>(1)</sup>	Output	mdc	Output data signal for communication with MDIO controller (for example, an Ethernet MAC).
mdio_t <sup>(1)</sup>	Output	mdc	3-state control for MDIO signals; A value of 0 indicates that the value on mdio_out should be asserted onto the MDIO interface.
phyad[4:0]	Input	N/A	Physical Address of the PCS management register set.

Table 2-4: Optional MDIO Interface Signal Pinout

#### Notes:

1. These signals can be connected to a 3-state buffer to create a bidirectional MDIO signal suitable for connection to an external MDIO controller (for example, an Ethernet MAC).



# **Reset Ports**

Signal	Direction	Clock Domain	Description	
reset	Input	n/a	Asynchronous reset for the entire core. Active-High	
resetdone	Input	userclk	Marks the completion of the gtwizard reset sequence. In cases where the transceiver is not present, this signal is tied to 1.	

# **Dynamic Switching Signal Port**

Table 2-6 describes the signals present when the optional dynamic switching mode (between 1000BASE-X and SGMII standards) is selected. In this case, the MDIO (Table 2-4) and device-specific Transceiver Ports are always present.

Table 2-6: Optional Dynamic Switching Signals

Signal	Direction	Description
	Incut	Used as the reset default to select the standard. Tie this signal to 0 or 1.
basex_or_sgmii <sup>(1)</sup>		0: core comes out of reset operating in 1000BASE-X. 1: core comes out of reset operating in SGMII.
		<i>Note:</i> The standard can be set following reset through the MDIO management.

Notes:

1. Clock domain is userclk2.

# **DRP and 1588 Support Ports**

Table 2-7 and Table 2-8 describe the signals for supporting 1588. These interfaces are available only when this core is used in conjunction with the Tri-Mode Ethernet MAC core (TEMAC).

See the *LogiCORE IP 7 Series FPGAs Transceivers Wizard* (PG168) [Ref 6] for more details on the DRP signals.

Table 2-7:	<b>DRP Interface to Transceiver Ports</b>

Signal Direction		Description		
drp_dclk	In	DRP interface clock, tied to gtrefclk_bufg for 7 series/Zynq devices and independent_clock_bufg for UltraScale+/UltraScale devices.		
drp_req <sup>(1)</sup>	Out	DRP request		
drp_gnt <sup>(1)</sup>	In	DRP grant		
drp_den <sup>(1)</sup>	Out	DRP enable signal		
drp_dwe <sup>(1)</sup>	Out	DRP write enable		



Signal Direction		Description
drp_drdy <sup>(1)</sup>	In	Indicates DRP operation is complete
drp_daddr[8:0] <sup>(1)</sup>	Out	DRP address
drp_di[15:0] <sup>(1)</sup>	Out	DRP data from transceiver
drp_do[15:0] <sup>(1)</sup>	In	DRP data to transceiver

#### Table 2-7: DRP Interface to Transceiver Ports (Cont'd)

#### Notes:

1. Signals are synchronous to gtrefclk for 7 series devices and independent\_clock for UltraScale+/UltraScale devices.

#### Table 2-8: 1588 Ports

Signal	Direction	Description
systemtimer_s_field[47:0] In		1588 System timer seconds value
systemtimer_ns_field[31:0]	In	1588 System timer nanoseconds value
rxphy_s_field[47:0] O		1588 timer PHY correction seconds value
rxphy_ns_field[31:0] Out		1588 timer PHY correction nanoseconds value
correction_timer[63:0]	In	Correction timer
rxphy_correction_timer[63:0] Out		Modified correction timer



# **Configuration and Status Vector Ports**

Table 2-9 describe the ports that are used to configure and monitor the core if the MDIO interface is not used.

Signal <sup>(1)</sup>	Direction	Description		
status_vector[15:0]	Output	See Table 2-41 for bit description		
configuration_vector[4:0]	Input	Additional interface to program management Register 0 irrespective of the optional MDIO interface. See Table 2-39 for bit description.		
configuration_valid In		This signal is valid only when the MDIO interface is present. The rising edge of this signal is the enable signal to overwrite the Register 0 contents that were written from the MDIO interface. For triggering a fresh update of Register 0 through <i>configuration_vector</i> , this signal should be deasserted and then reasserted.		
an_adv_config_vector[15:0]	Input	Auto-Negotiation: this interface is used to program Register 4, irrespective of MDIO interface. For more information, see Auto-Negotiation. See Table 2-40 for bit description.		
an_adv_config_val	Input	This signal is valid only when the MDIO interface is present. The rising edge of this signal is the enable signal to overwrite the Register 4 contents that were written from the MDIO interface. For triggering a fresh update of Register 4 through <i>an_adv_config_vector</i> , this signal should be deasserted and then reasserted.		
an_restart_config	Input	This signal is valid only when AN is present. The rising edge of this signal is the enable signal to overwrite Bit 9 or Register 0. For triggering a fresh AN Start, this signal should be deasserted and then reasserted.		
an_interrupt	Output	When the MDIO module is selected through the Vivado IDE interface, this signal indicates an active-High interrupt for Auto-Negotiation cycle completion which needs to be cleared though MDIO. This interrupt can be enabled/disabled and cleared by writing to the appropriate PCS management register.		
		When the MDIO module is not selected, this signal indicates AN Complete, which is asserted as long as the Auto-Negotiation is complete and AN is not restarted and cannot be cleared.		

Table 2-9: Alternative to Optional Management Interface - Vector Signal Pinout

#### Notes:

1. Signals are synchronous to the core internal 125 MHz reference clock; userclk2 when used with a device-specific transceiver; gtx\_clk when used with TBI.



# **TBI Ports**

Table 2-10 describes the optional TBI signals, used as an alternative to the transceiver interfaces. The appropriate HDL block level design delivered with the core connects these signals to IOBs to provide an external TBI suitable for connection to an off-device PMA SerDes device. When the core is used with the TBI, gtx\_clk is used as the 125 MHz reference clock for the entire core. For more information, see The Ten-Bit Interface.

Signal	Direction	Clock Domain	Description
gtx_clk	gtx_clk Input		Clock signal at 125 MHz. Tolerance must be within IEEE 802.3-2008 specification.
tx_code_group[9:0]	Output	gtx_clk	10-bit parallel transmit data to PMA Sublayer (SerDes).
loc_ref	Output	N/A	Causes the PMA sublayer clock recovery unit to lock to pma_tx_clk. This signal is tied to ground.
ewrap	Output	gtx_clk	When 1, this indicates to the external PMA SerDes device to enter loopback mode. When 0, this indicates normal operation.
rx_code_group0[9:0]	Input	pma_rx_clk0	10-bit parallel received data from PMA Sublayer (SerDes). This is synchronous to pma_rx_clk0.
rx_code_group1[9:0]	Input	pma_rx_clk1	10-bit parallel received data from PMA Sublayer (SerDes). This is synchronous to pma_rx_clk1.
pma_rx_clk0	a_rx_clk0 Input		Received clock signal from PMA Sublayer (SerDes) at 62.5 MHz.
pma_rx_clk1	Input	N/A	Received clock signal from PMA Sublayer (SerDes) at 62.5 MHz. This is 180° out of phase with pma_rx_clk0.
en_cdet Output		gtx_clk	Enables the PMA Sublayer to perform comma realignment. This is driven from the PCS Receive Engine during the <i>Loss-Of-Sync</i> state.

Table 2-10:	Ontional	TRI	Interface	Signal	Pinout
<i>Tuble 2-10.</i>	Optional	וטו	milenace	Jigilai	FIIIOUL



# **Transceiver Ports**

Table 2-11 shows the transceiver interface ports for the case when Shared Logic is included in the example design and the transceiver is in the core.

Signal	Direction	Description	
gtrefclk	Input	125 MHz reference clock from IBUFDS to the transceiver for 7 series and Zynq devices. Selectable in GUI for UltraScale+/UltraScale devices.	
gtrefclk_bufg	Input	Reference clock for transceiver which is passed through a BUFG used to drive logic. This is applicable only for 7 series and Zynq devices.	
txp	Output	Transmit differential	
txn	Output	Transmit differential	
rxp	Input	Receive differential	
rxn	Input	Receive differential	
txoutclk	Output	txoutclk from transceiver	
userclk	Input	Also connected to txusrclk of the device-specific transceiver. Clock domain is not applicable.	
userclk2	Input	Also connected to txusrclk2 of the device-specific transceiver. Clock domain is not applicable.	
rxoutclk	Output	rxoutclk from transceiver	
rxuserclk	Input	Also connected to rxusrclk of the device-specific transceiv Clock domain is not applicable.	
rxuserclk2	Input	Also connected to rxusrclk2 of the device-specific transceiver. Clock domain is not applicable.	
independent_clock_bufg <sup>(1)(2)</sup>	Input	Stable clock in transceiver and also as control clock for IDELAYCTRL.	
resetdone	Output	Indication that reset sequence of the transceiver is complete	
pma_reset	Input	Hard reset synchronized to independent_clock_bufg.	
mmcm_locked	Input	Indication from the MMCM that the outputs are stable.	
		Applicable only when GEM is selected as the interface type.	
gmii_txclk	Output	This is the looped back version of userclk2 in BASE-X mode and is the same as sgmii_clk_r in SGMII modes.	
gmii_rxclk	Output	Same as gmii_txclk.	
	GT C	OMMON Clock Interface	
gt0_pll0outclk_in	Input	Valid only for Artix-7 families. Indicates out clock from PLL0 of GT Common	
gt0_pll0outrefclk_in	Input	Valid only for Artix-7 families. Indicates reference out clock from PLL0 of GT Common	

 Table 2-11:
 Transceiver Interface—Transceiver in Core



Signal	Direction	Description
gt0_pll1outclk_in	Input	Valid only for Artix-7 families. Indicates out clock from PLL1 of GT Common
gt0_pll1outrefclk_in	Input	Valid only for Artix-7 families. Indicates reference out clock from PLL1 of GT Common
gt0_pll0lock_in	Input	Valid only for Artix-7 families. Indicates out PLL0 of GT Common has locked
gt0_pll0refclklost_in	Input	Valid only for Artix-7 families. Indicates out reference clock for PLL0 of GT Common is lost
gt0_pll0reset_out	Output	Valid only for Artix-7 families. Reset for PLL of GT Common from reset Finite State Machine (FSM) in GT Wizard
gt0_qplloutclk_in	Input	Valid only for non Artix-7 families. Indicates out clock from PLL of GT Common
gt0_qplloutrefclk_in	Input	Valid only for non Artix-7 families. Indicates reference out clock from PLL of GT Common

#### Table 2-11: Transceiver Interface—Transceiver in Core (Cont'd)

#### Notes:

For 7 series and Zynq-7000 devices the example design assumes independent\_clock\_bufg to be 200 MHz. If
it is different, the period should be changed in the <component\_name>\_gtwizard.v[hd] file with the
parameter STABLE\_CLOCK\_PERIOD = 5. This is the period of the stable clock driving this state-machine (in ns). Also,
make sure that if the design is using IDELAYCTRL then the value given to this clock is either
a) within the range of the refclk value specified for IDELAYCTRL or
b) a different clock is used as the reference clock for IDELAYCRTL.

Changing the value for STABLE\_CLOCK\_PERIOD to anything other than 5 might require changing the WAIT\_TIMEOUT\_2ms counter value in the <component\_name>\_tx\_startup\_fsm.v[hd] and <component\_name>\_rx\_startup\_fsm.v[hd] files to provide appropriate delays to the FSMs for completion of its startup sequence. The valid range for the stable clock period is 4 to 250 ns. The core has only been tested with 5 ns (that is, 200 MHz).

2. For UltraScale+/UltraScale devices when the transceiver debug signals are not selected then this is selectable in the Vivado IDE or through the parameter, DrpClkRate. The clock should be free-running and the range for this clock is 6.25–62.5 MHz for the 1 Gb/s data rate and 6.25-156.25 for the 2.5 Gb/s data rate. When the transceiver debug signals are selected then this can be any frequency depending on the UltraScale+/UltraScale gtwizard recommendation. In this case DrpClkRate corresponds to the Drp Clock port input. Its recommended to keep drp clock and the independent clock to be the same in this case because the core has been tested only for this combination.

Table 2-12 describes the interface to the transceiver when Shared Logic is included in the Example design and the transceiver is outside the core.

Signal	Direction	Description
gtwiz_userclk_tx_active_out	Output	Connected to gtwiz_userclk_tx_active_in of GT wizard
gtwiz_reset_clk_freerun_out	Output	Connected to gtwiz_reset_clk_freerun_in of GT wizard
gtwiz_reset_tx_datapath_out	Output	Connected to gtwiz_reset_tx_datapath_in of GT wizard
gtwiz_reset_rx_datapath_out	Output	Connected to gtwiz_reset_rx_datapath_in of GT wizard
gtwiz_reset_all_out	Output	Connected to gtwiz_reset_all_in of GT wizard
gtwiz_userclk_rx_active_out	Output	Connected to gtwiz_userclk_rx_active_in of GT wizard

#### Table 2-12: Transceiver Interface—Transceiver Outside Core



Signal	Direction	Description
gtwiz_reset_tx_pll_and_datapath_out	Output	Connected to gtwiz_reset_tx_pll_and_datapath_in of GT wizard
gtwiz_reset_rx_pll_and_datapath_out	Output	Connected to gtwiz_reset_rx_pll_and_datapath_in of GT wizard
gtwiz_reset_tx_done_in	Input	Connected to gtwiz_reset_tx_done_out of GT wizard
gtwiz_reset_rx_done_in	Input	Connected to gtwiz_reset_rx_done_out of GT wizard
gtwiz_buffbypass_rx_reset_out	Output	Connected to gtwiz_buffbypass_rx_reset_in of GT wizard. Valid when SGMII with fabric elastic buffer or when RX path is on rxuserclk2 or the 1588 solution is selected.
gtwiz_buffbypass_rx_start_user_out	Output	Connected to gtwiz_buffbypass_rx_start_user_in of GT wizard. Valid when SGMII with fabric elastic buffer or when RX path is on rxuserclk2 or the 1588 solution is selected.
gtwiz_buffbypass_rx_done_in	Input	Connected to gtwiz_buffbypass_rx_done_out of GT wizard. Valid when SGMII with fabric elastic buffer or when RX path is on rxuserclk2 or the 1588 solution is selected.
gtwiz_buffbypass_tx_reset_out	Output	Connected to gtwiz_buffbypass_tx_reset_in of GT wizard. Valid only when the 1588 solution is selected
gtwiz_buffbypass_tx_start_user_out	Output	Connected to gtwiz_buffbypass_tx_start_user_in of GT wizard. Valid only when the 1588 solution is selected
gtwiz_buffbypass_tx_done_in	Input	Connected to gtwiz_buffbypass_tx_done_out of GT wizard. Valid only when the 1588 solution is selected
rxpmaresetdone_in	Input	Connected to rxpmaresetdone_out of GT wizard
txresetdone_in	Input	Connected to txresetdone_out of GT wizard
rxresetdone_in	Input	Connected to rxresetdone_out of GT wizard
rxmcommaalignen_out	Output	Connected to rxmcommaalignen_in of GT wizard
rxpcommaalignen_out	Output	Connected to rxpcommaalignen_in of GT wizard
txelecidle_out	Output	Connected to txelecidle_in of GT wizard
txpd_out[1:0]	Output	Connected to txpd_in of GT wizard
rxpd_out[1:0]	Output	Connected to rxpd_in of GT wizard
rxusrclk_out	Output	Connected to rxusrclk_in of GT wizard
rxusrclk2_out	Output	Connected to rxusrclk2_in of GT wizard
txusrclk_out	Output	Connected to txusrclk_in of GT wizard
txusrclk2_out	Output	Connected to txusrclk2_in of GT wizard
txctrl0_out[15:0]	Output	Connected to txctrl0_in of GT wizard
txctrl1_out[15:0]	Output	Connected to txctrl1_in of GT wizard
txctrl2_out[7:0]	Output	Connected to txctrl2_in of GT wizard

#### Table 2-12: Transceiver Interface—Transceiver Outside Core (Cont'd)



Signal	Direction	Description	
gtwiz_userdata_tx_out[15:0]	Output	Connected to gtwiz_userdata_tx_in of GT wizard	
rxctrl0_in[15:0]	Input	Connected to rxctrl0_out of GT wizard	
rxctrl1_in[15:0]	Input	Connected to rxctrl1_out of GT wizard	
rxctrl2_in[7:0]	Input	Connected to rxctrl2_out of GT wizard	
rxctrl3_in[7:0]	Input	Connected to rxctrl3_out of GT wizard	
rxclkcorcnt_in[1:0]	Input	Connected to rxclkcorcnt_out of GT wizard for 1000BASE-X mode or SGMII mode using GT elastic buffer; otherwise 0.	
gtwiz_userdata_rx_in[15:0]	Input	Connected to gtwiz_userdata_rx_out of GT wizard	
rxbufstatus_in[2:0]	Input	Connected to rxbufstatus_out for non-1588 designs and in 1000BASE-X mode or SGMII mode using GT elastic buffer; otherwise 0.	
txbufstatus_in[1:0]	Input	Connected to txbufstatus_out for non-1588 designs; otherwise 0	
cplllock_in	Input	Connected to cplllock_out of GT wizard	
rx8b10ben_out	Output	Connected to rx8b10ben_in of GT wizard	
tx8b10ben_out	Output	Connected to tx8b10ben_in of GT wizard	
rxcommadeten_out	Output	Connected to rxcommadeten_in of GT wizard	

Table 2-12: Transceiver Interface—Transceiver Outside Core (Cont'd)

Table 2-13 describes the interface to the transceiver when Shared Logic is included in the core.

Table 2-13: Transceiver Interface with Shared Logic in the Core

Signal	Direction	Description
gtrefclk_p	Input	125 MHz differential reference clock to IBUFDS for 7 series and Zynq devices. Selectable in GUI for UltraScale+/UltraScale devices.
gtrefclk_n	Input	125 MHz differential reference clock to IBUFDS for 7 series and Zynq devices. Selectable in GUI for UltraScale+/UltraScale devices.
gtrefclk_out	Output	125 MHz reference clock from IBUFDS for 7 series and Zynq devices. Selectable in GUI for UltraScale+/UltraScale devices.
gtrefclk_bufg_out	Output	Reference clock for transceiver which is passed through a BUFG used to drive logic. This is applicable for 7 series and Zynq devices.
txp	Output	Transmit differential
txn	Output	Transmit differential
rxp	Input	Receive differential
rxn	Input	Receive differential



Signal	Direction	Description
userclk_out	Output	Also connected to txusrclk of the device-specific
		transceiver. Clock domain is not applicable.
userclk2_out	Output	Also connected to txusrclk2 of the device-specific
		transceiver. Clock domain is not applicable.
	Output	Also connected to rxusrclk of the device-specific
rxuserclk_out		transceiver. Clock domain is not applicable.
rxuserclk2_out	Output	Also connected to <b>rxusrclk2</b> of the device-specific
Txusercikz_out		transceiver. Clock domain is not applicable.
independent_clock_bufg <sup>(1)(2)</sup>	Input	Stable clock in transceiver and also as control clock for IDELAYCTRL.
resetdone	Output	Indication that reset sequence of the transceiver is complete.
pma_reset_out	Output	Hard reset synchronized to independent_clock_bufg.
mmcm_locked_out	Output	Indication from the MMCM that the outputs are stable.
	Output	Applicable only when GEM is selected as the interface type.
gmii_txclk		This is the looped back version of userclk2 in BASE-X mode and the same as sgmii_clk_r in SGMII modes.
gmii_rxclk	Output	Same as gmii_txclk.
	GT C	COMMON Clock Interface
gt0_pll0outclk_out	Output	Valid only for Artix-7 families. Indicates out clock from PLL0 of GT Common.
gt0_pll0outrefclk_out	Output	Valid only for Artix-7 families. Indicates reference out clock from PLL0 of GT Common.
gt0_pll1outclk_out	Output	Valid only for Artix-7 families. Indicates out clock from PLL1 of GT Common.
gt0_pll1outrefclk_out	Output	Valid only for Artix-7 families. Indicates reference out clock from PLL1 of GT Common.
gt0_pll0lock_out	Output	Valid only for Artix-7 families. Indicates out PLL0 of GT Common has locked.
gt0_pll0refclklost_out	Output	Valid only for Artix7 families. Indicates out reference clock for PLL0 of GT Common is lost.
gt0_qplloutclk_out	Output	Valid only for non Artix-7 families. Indicates out clock from PLL of GT Common.

Table 2-13: Transceiver Interface with Shared Logic in the Core (Cont'd)



Signal	Direction	Description
gt0_qplloutrefclk_out	Output	Valid only for non Artix-7 families. Indicates reference out clock from PLL of GT Common.

Notes:

- 1. The example design assumes independent\_clock\_bufg to be 200 MHz. If it is different, the period should be changed in the <component\_name>\_gtwizard.v[hd] file with the parameter STABLE\_CLOCK\_PERIOD = 5. This is the period of the stable clock driving this state-machine; units are ns. Also, make sure that if the design is using IDELAYCTRL, then the value given to this clock is
  - a) either within the range of the refclk value specified for IDELAYCTRL. OR
  - b) Some different clock is used as reference clock for IDELAYCRTL.

Changing the value for STABLE\_CLOCK\_PERIOD to anything other than 5 might require changing the WAIT\_TIMEOUT\_2ms counter value in the <component\_name>\_tx\_startup\_fsm.v[hd] and <component\_name>\_rx\_startup\_fsm.v[hd] files to provide appropriate delays to the FSMs for completion of its startup sequence. The valid range for stable clock period is 4 to 250 ns. The core has only been tested with 5 ns (that is, 200 MHz).

2. For UltraScale+/UltraScale devices this is selectable through the Vivado IDE or through parameter DrpClkRate. The clock should be free-running and the range for this clock is 6.25-62.5 MHz for 1 Gb/s data rate and 6.25-156.25 for 2.5 Gb/s data rate.

# **SGMII** Ports

Table 2-14 describes the SGMII interface ports.

Signal	Direction	Description
sgmii_clk_en	Output	Clock for GMII transmit data
sgmii_clk_f	Output	Differential clock for GMII transmit data
sgmii_clk_r	Output	Differential clock for GMII transmit data
recclk_mmcm_reset Outpu		MMCM reset for MMCM generating rxuserclk, rxuserclk2, when RxGmiiClkSrc=RXOUTCLK.
	Output	This is output only when the clocking logic is a part of the example design and applicable only for 7 series devices with MMCM is used for clock multiplication.
sgmii_rx_clk_en	Output	Clock enable for GMII receive data when RxGmiiClkSrc=RXOUTCLK in SGMII mode.
sgmii_rx_clk_f	Output	Differential clock for GMII receive data when RxGmiiClkSrc=RXOUTCLK in SGMII mode.
sgmii_rx_clk_r	Output	Differential clock for GMII receive data when RxGmiiClkSrc=RXOUTCLK in SGMII mode.

#### Table 2-14: SGMII Interface Ports

Table 2-14:	SGMII Interface Ports (	Cont'd)
-------------	-------------------------	---------

speed_is_10_100	Input	Speed control for controlling operating speed of SGMII interface. Not applicable for 2.5G SGMII. Valid Values: 0 for 1 Gb/s 1 for 10/100 Mb/s
speed_is_100	Input	Speed control for controlling operating speed of SGMII interface. Not applicable for 2.5G SGMII. Valid Values: 0 for 1 Gb/s and 10 Mb/s 1 for 100 Mb/s

# **SGMII over LVDS Transceiver Interface Ports**

Table 2-15 shows the physical side interface ports for SGMII over LVDS when Shared Logic is included in the Example Design.

Signal	Direction	Description
clk125m	Input	125 MHz reference clock from IBUFDS.
txp	Output	Transmit differential
txn	Output	Transmit differential
rxp	Input	Receive differential
rxn	Input	Receive differential
clk104	Input	104 MHz clock derived from 125MHz input differential clock
clk208	Input	208 MHz clock derived from 125MHz input differential clock
clk625	Input	625 MHz clock derived from 125MHz input differential clock
mmcm_locked	Input	Indication from the MMCM that the outputs are stable

Table 2-15: Physical Side Interface Ports for SGMII over LVDS - Shared Logic in Example Design

Table 2-16 describes the physical side interface ports when the core is configured with SMGII over LVDS when Shared Logic is included in the core.

Signal	Direction	Description
refclk125_p	Input	Differential 125MHz clock synchronous to incoming SGMII serial data
refclk125_n	Input	Differential 125Mhz clock synchronous to incoming SGMII serial data
clk125_out	Output	Single ended 125 MHz clock.
clk625_out	Output	625 MHz clock
clk208_out	Output	208 MHz clock
clk104_out	Output	104 MHz clock
rst_125_out	Output	Output reset synchronous to 125 MHz clock.

Table 2-16: Physical Side Interface Ports for SGMII over LVDS with Shared Logic in the Core



Signal	Direction	Description
mmcm_locked_out	Output	MMCM locked indication.
txp	Output	Transmit differential
txn	Output	Transmit differential
rxp	Input	Receive differential
rxn	Input	Receive differential

Table 2-16:	Physical Side Interface Ports for SGMII over LVDS with Shared Logic in the Core
-------------	---

**Note:** The signal eye\_mon\_wait\_time is given a lower value for ease in simulation. Actual implementation can tie it to 12'hFFF.

## **Transceiver Control and Status Debug Ports**

Table 2-17 and Table 2-18 show the optional ports that, if enabled, allow the monitoring and control of some transceiver ports. When not selected, these ports are tied to their default values.



**IMPORTANT:** The input ports in the Transceiver Control And Status Interface must be driven in accordance with the appropriate GT user guide. Using the input signals listed in Table 2-17 and Table 2-18 might result in unpredictable behavior of the IP core.



**IMPORTANT:** The Dynamic Reconfiguration Port is only available if this option is selected. Driving the DRP interface should be done only after assertion of the gt0\_rxresetdone\_out signal which indicates the completion of RX reset sequence.

Signal	Direction	Clock Domain	Description
gt0_drp_addr_in[8:0]	Input	gt0_drpclk_in	DRP address bus
gt0_drpi_in[15:0]	Input	gt0_drpclk_in	Data bus for writing configuration data to the transceiver.
gt0_drpo_out[15:0]	Output	gt0_drpclk_in	Data bus for reading configuration data from the transceiver.
gt0_drprdy_out	Output	gt0_drpclk_in	Indicates operation is complete for write operations and data is valid for read operations.
gt0_drpwe_in	Input	gt0_drpclk_in	DRP write enable
gt0_drpclk_in	Input	N/A	DRP Clock

Table 2-17.	Transceiver Control and Status Ports (7 Series and Zynq-7000 Devices)
TUDIE 2-17.	Indisceiver control and Status Ports (7 Series and Zyng-7000 Devices)



Signal	Direction	Clock Domain	Description
gt0_rxchariscomma_out[1:0]	Output	userclk2 for non-1588 mode, rxuserclk2 for when 1588 enabled.	
gt0_rxcharisk_out[1:0]	Output	userclk2 for non-1588 mode, rxuserclk2 for when 1588 enabled.	GT Status
gt0_rxbyteisaligned_out	Output	rxuserclk2	-
gt0_rxbyterealign_out	Output	rxuserclk2	-
gt0_rxcommadet_out	Output	rxuserclk2	-
gt0_txdiffctrl_in[3:0]	Input	Asynchronous	
gt0_txpostcursor_in[4:0]	Input	Asynchronous	GT TX Driver
gt0_txprecursor_in[4:0]	Input	Asynchronous	-
gt0_txpolarity_in	Input	rxusrclk2	
gt0_rxpolarity_in	Input	txusrclk2	GT Polarity
gt0_txprbssel_in[2:0]	Input	txusrclk2	
gt0_txprbsforceerr_in	Input	txusrclk2	
gt0_rxprbscntreset_in	Input	rxusrclk2	GT PRBS
gt0_rxprbserr_out	Output	rxusrclk2	-
gt0_rxprbssel_in[2:0]	Input	rxusrclk2	-
gt0_loopback_in[2:0]	Input	Asynchronous	GT Loopback Loopback is not supported by the core when RxGmiiClkSrc=RXOUTCLK.
gt0_txresetdone_out	Output	txusrclk2	
gt0_rxresetdone_out	Output	rxusrclk2	-
gt0_rxdisperr_out[3:0]	Output	userclk2 for non-1588 mode, rxuserclk2 for when 1588 enabled.	GT Status
gt0_rxnotintable_out [1:0]	Output	userclk2 for non-1588 mode, rxuserclk2 for when 1588 enabled.	
gt0_eyescanreset_in[3:0]	Input	Asynchronous	
gt0_eyescandataerror_out	Output	Asynchronous	GT Eye Scan
gt0_eyescantrigger_in	Input	rxusrclk2	-
gt0_rxcdrhold_in	Input	Asynchronous	
gt0_rxcdrlock_out	Output	Asynchronous	GT CDR



Signal	Direction	Clock Domain	Description
gt0_rxlpmen_in	Input	Asynchronous	
gt0_rxdfelpmreset_in	Input	Asynchronous	
gt0_rxdfeagcovrden_in	Input	rxusrclk2	GT GTX/GTH RX Decision Feedback
gt0_rxmonitorout_out[6:0]	Output	Asynchronous	
gt0_rxmonitorsel_in[1:0]	Input	Asynchronous	_
gt0_txpmareset_in	Input	Asynchronous	GT TX-PMA Reset
gt0_txpcsreset_in	Input	Asynchronous	GT TX-PCS Reset
gt0_rxpmareset_in	Input	Asynchronous	GT RX-PMA Reset
gt0_rxpcsreset_in	Input	Asynchronous	GT RX-PCS Reset
gt0_rxbufreset_in	Input	Asynchronous	GT receive elastic buffer Reset
gt0_rxpmaresetdone_out	Output	Asynchronous	GT PMA resetdone indication
gt0_txbufstatus_out[1:0]	Output	txusrclk2	GT TX Buffer status
gt0_rxbufstatus_out[2:0]	Output	rxusrclk2	GT RX Buffer status
gt0_dmonitorout_out[16:0]	Output	Asynchronous	GT Status. If width differs for particular family then LSBs valid.
gt0_rxlpmreset_in	Input	Asynchronous	RX LPM reset. Valid only for GTP.
gt0_rxlpmhfoverden_in	Input	Asynchronous	RX LPM-HF override enable. Valid only for GTP.
gt0_txinhibit_in	Input	txusrclk2	Active-High signal forces TX output to steady state.

### Table 2-17: Transceiver Control and Status Ports (7 Series and Zynq-7000 Devices) (Cont'd)

Table 2-18:	Transceiver Control and Status Ports (UltraScale Devices	s)
-------------	--	----

Signal	Direction	Clock Domain	Description
gt_drp_addr_in[8:0]	Input	gt_drpclk_in	DRP address bus
gt_drpi_in[15:0]	Input	gt_drpclk_in	Data bus for writing configuration data to the transceiver.
gt_drpo_out[15:0]	Output	gt_drpclk_in	Data bus for reading configuration data from the transceiver.
gt_drprdy_out	Output	gt_drpclk_in	Indicates operation is complete for write operations and data is valid for read operations.
gt_drpwe_in	Input	gt_drpclk_in	DRP write enable.
gt_drpclk_in	Input	N/A	DRP Clock. For UltraScale+/UltraScale devices this must be the same value as selected through the Vivado IDE or passed through the DrpClkRate parameter at generation time.
gt_rxcommadet_out	Output	rxuserclk2	



Signal	Direction	Clock Domain	Description	
gt_txdiffctrl_in[3:0]	Input	Asynchronous		
gt_txpostcursor_in[4:0]	Input	Asynchronous	GT TX Driver	
gt_txprecursor_in[4:0]	Input	Asynchronous		
gt_txpolarity_in	Input	rxusrclk2		
gt_rxpolarity_in	Input	txusrclk2	- GT Polarity	
gt_txprbssel_in[2:0]	Input	txusrclk2		
gt_txprbsforceerr_in	Input	txusrclk2		
gt_rxprbscntreset_in	Input	rxusrclk2	GT PRBS	
gt_rxprbserr_out	Output	rxusrclk2		
gt_rxprbssel_in[2:0]	Input	rxusrclk2		
gt_loopback_in[2:0]	Input	Asynchronous	GT Loopback Loopback is not supported by the core when RxGmiiClkSrc=RXOUTCLK.	
gt_txresetdone_out	Output	txusrclk2		
gt_rxresetdone_out	Output	rxusrclk2		
gt_rxdisperr_out[1:0]	Output	userclk2 for non-1588 mode, rxuserclk2 for when 1588 enabled.	GT Status	
gt_rxnotintable_out[1:0]	Output	userclk2 for non-1588 mode, rxuserclk2 for when 1588 enabled.		
gt_eyescanreset_in[3:0]	Input	Asynchronous		
gt_eyescandataerror_out	Output	Asynchronous	GT Eye Scan	
gt_eyescantrigger_in	Input	rxusrclk2		
gt_rxcdrhold_in	Input	Asynchronous		
gt_rxcdrlock_out	Output	Asynchronous	- GT CDR	
gt_rxlpmen_in	Input	Asynchronous	GT GTX/GTH RX Decision Feedback	
gt_rxdfelpmreset_in	Input	Asynchronous	Equalizer (DFE)	
gt_txpmareset_in	Input	Asynchronous	GT TX-PMA Reset	
gt_txpcsreset_in	Input	Asynchronous	GT TX-PCS Reset	
gt_rxpmareset_in	Input	Asynchronous	GT RX-PMA Reset	
gt_rxpcsreset_in	Input	Asynchronous	GT RX-PCS Reset	
gt_rxbufreset_in	Input	Asynchronous	GT Receive Elastic Buffer Reset	
gt_rxpmaresetdone_out	Output	Asynchronous	GT PMA resetdone indication	
gt_txbufstatus_out[1:0]	Output	txusrclk2	GT TX Buffer status	

### Table 2-18: Transceiver Control and Status Ports (UltraScale Devices) (Cont'd)



Signal	Direction	Clock Domain	Description	
gt_rxbufstatus_out[2:0]	Output	rxusrclk2	GT RX Buffer status	
gt_dmonitorout_out[16:0]	Output	Asynchronous	GT Status	
gt_txinhibit	Input	txusrclk2	Active-High signal forces TX output to steady state.	
gt_pcsrsvdin	Input	Asynchronous	See the UltraScale Architecture GTH	
gt_cpllrefclksel[2:0]	Input	Asynchronous	Transceivers Advance Specification User Guide (UG576) [Ref 9] and the UltraScale	
gt_gtrefclk1	Input	N/A	FPGAs Transceivers Wizard Product Guid (PG182) [Ref 11] for details.	

Table 2-18:	Transceiver Control and Status Ports (UltraScale Devices) (Cont'd)
10010 2 10.	Thanseener control and status i ones (ontrastate betrees) (contra)

# **Register Space**

This section provides general guidelines for configuring and monitoring the core, including a detailed description of the core management registers. It also describes the configuration vector and status signals, an alternative to using the optional MDIO management interface.

# **MDIO Management Interface**

When the optional MDIO management interface is selected, configuration and status of the core is achieved by the management registers accessed through the serial Management Data Input/Output Interface (MDIO).

## **MDIO Bus System**

The MDIO interface for 1 Gb/s operation (and slower speeds) is defined in IEEE 802.3-2008, clause 22. Figure 2-6 shows an example MDIO bus system. This two-wire interface consists of a clock (MDC) and a shared serial data line (MDIO). The maximum permitted frequency of Management Data Clock (MDC) is set at 2.5 MHz. An Ethernet MAC is shown as the MDIO bus master (the Station Management (STA) entity). Two PHY devices are shown connected to the same bus, both of which are MDIO slaves (MDIO Managed Device (MMD) entities).






Figure 2-6: A Typical MDIO-Managed System

The MDIO bus system is a standardized interface for accessing the configuration and status registers of Ethernet PHY devices. In the example shown, the Management Host Bus I/F of the Ethernet MAC is able to access the configuration and status registers of two PHY devices using the MDIO bus.

## **MDIO Transactions**

All transactions, read or write, are initiated by the MDIO master. All MDIO slave devices, when addressed, must respond. MDIO transactions take the form of an MDIO frame, containing fields for transaction type, address and data. This MDIO frame is transferred across the MDIO wire synchronously to MDC. The abbreviations used in this section are explained in Table 2-19.

Abbreviation	Term
PRE	Preamble
ST	Start of frame
OP	Operation code
PHYAD	Physical address

Table 2-19:	Abbreviations	and Terms



Abbreviation	Term
REGAD	Register address
ТА	Turnaround

#### Write Transaction

Figure 2-7 shows a write transaction across the MDIO, defined as OP=01. The addressed PHY device (with physical address PHYAD) takes the 16-bit word in the Data field and writes it to the register at REGAD.





Figure 2-7: MDIO Write Transaction

#### **Read Transaction**

Figure 2-8 shows a read transaction, defined as OP= 10. The addressed PHY device (with physical address PHYAD) takes control of the MDIO wire during the turnaround cycle and then returns the 16-bit word from the register at REGAD.





## MDIO Addressing

MDIO Addresses consists of two stages: Physical Address (PHYAD) and Register Address (REGAD).

#### Physical Address (PHYAD)

As shown in Figure 2-6, two PHY devices are attached to the MDIO bus. Each of these has a different physical address. To address the intended PHY, its physical address should be known by the MDIO master (in this case, an Ethernet MAC) and placed into the PHYAD field of the MDIO frame (see MDIO Transactions).



The PHYAD field for an MDIO frame is a 5-bit binary value capable of addressing 32 unique addresses. However, every MDIO slave must respond to physical address 0. This requirement dictates that the physical address for any particular PHY must not be set to 0 to avoid MDIO contention. Physical Addresses 1 through to 31 can be used to connect up to 31 PHY devices onto a single MDIO bus.

Physical Address 0 can be used to write a single command that is obeyed by all attached PHYs, such as a reset or power-down command.

#### **Register Address (REGAD)**

Having targeted a particular PHY using PHYAD, the individual configuration or status register within that particular PHY must now be addressed. This is achieved by placing the individual register address into the REGAD field of the MDIO frame (see MDIO Transactions).

The REGAD field for an MDIO frame is a 5-bit binary value capable of addressing 32 unique addresses. The first 16 of these (registers 0 to 15) are defined by the IEEE 802.3-2008. The remaining 16 (registers 16 to 31) are reserved for PHY vendors own register definitions.

For details of the register map of PHY layer devices and a more extensive description of the operation of the MDIO interface, see IEEE 802.3-2008 [Ref 5].

## Connecting the MDIO to an Internally Integrated STA

The MDIO ports of the core can be connected to the MDIO ports of an internally integrated Station Management (STA) entity, such as the MDIO port of the Tri-Mode Ethernet MAC core (see Interfacing to Other Cores).

## Connecting the MDIO to an External STA

Figure 2-9 shows the MDIO ports of the core connected to the MDIO of an external STA entity. In this situation, mdio\_i, mdio\_o, and mdio\_t must be connected to a 3-state buffer to create a bidirectional wire, mdio. This 3-state buffer can either be external to the FPGA or internally integrated by using an IOB IOBUF component with an appropriate SelectIO<sup>™</sup> interface standard suitable for the external PHY.

www.xilinx.com






Figure 2-9: Creating an External MDIO Interface

## **Management Registers**

The contents of the management registers can be accessed using the REGAD field of the MDIO frame. Contents vary depending on the IP catalog tool options, and are defined in the following sections in this chapter.

The core can be reset three ways: reset, DCM\_LOCKED and soft reset. All of these methods reset all the registers to their default values.

## 1000BASE-X or 2500BASE-X Standard Using Optional Auto-Negotiation

More information on the 1000BASE-X PCS registers can be found in clause 22 and clause 37 of the IEEE 802.3-2008 specification [Ref 5]. Registers at undefined addresses are read-only and return 0s. The core can be reset three ways: reset, DCM\_LOCKED and soft reset. All of these methods reset all the registers to the default values. For 2500BASE-X the register definition is same as 1000BASE-X.

Register Address	Register Name
0	Register 0: Control Register
1	Register 1: Status Register



Register Address	Register Name
2,3	Registers 2 and 3: PHY Identifiers
4	Register 4: Auto-Negotiation Advertisement
5	Register 5: Auto-Negotiation Link Partner Base
6	Register 6: Auto-Negotiation Expansion
7	Register 7: Auto-Negotiation Next Page Transmit
8	Register 8: Auto-Negotiation Next Page Receive
15	Register 15: Extended Status
16	Register 16: Vendor-Specific Auto-Negotiation Interrupt Control

TUDIE 2-20. WIDIO REGISIEIS IUI 1000DASL-A UI 2500DASL-A WILLI AULO-WEGULIALION (CONL U)	Table 2-20:	MDIO Registers for 1000BASE-X or 2500BASE-X With Auto-Negotiation (Cont'd)
--	-------------	--

*Note:* In the following register definitions, R/W is Read/Write, RO is Read Only.

#### **Register 0: Control Register**




Figure 2-10: MDIO Register 0: Control Register

This register can also be programmed using the optional configuration interface.



Table 2-21:	Register 0 -	<b>Control Register</b>
-------------	--------------	-------------------------

Bits	Name	Description	Attributes	Default Value
0.15	Reset	1 = Core Reset 0 = Normal Operation	R/W Self clearing	0
		1 = Enable Loopback Mode 0 = Disable Loopback Mode		
		When used with a device-specific transceiver, the core is placed in internal loopback mode.		
0.14	Loopback	<b>Note:</b> Loopback is not supported by the core when RxGmiiClkSrc=RXOUTCLK.	R/W	0
		In TBI mode, bit 1 is connected to the ewrap signal. When set to 1, indicates to the external PMA module to enter loopback mode. See Loopback.		
		1000BASE-X/2500BASE-X:		
0.13	Speed Selection (LSB)	Always returns a 0 for this bit. Together with bit 0.6, a speed selection of 1000 Mb/s is identified. In 2.5G mode this bit along with bit 0.6, indicates a speed selection of 2500 Mb/s. <b>SGMII:</b> 11 = Reserved 10 = 1 Gb/s	1000BASE-X/ 2500BASE-X: Returns 0 SGMII: R/W in Zynq-7000 SoC PS Gigabit Ethernet	0
		01 = 100 Mb/s 00 = 10 Mb/s Zynq-7000 SoC PS Gigabit Ethernet Controller mode, identifies with bit 0.13 of Control register specified in IEEE 802.3-2008.	Controller mode. Returns 0 in any other mode	
		Using optional auto-negotiation:		
0.12	Auto-Negotiation	<ul><li>1 = Enable Auto-Negotiation process</li><li>0 = Disable Auto-Negotiation process</li></ul>	R/W	1
	Enable	Without optional auto-negotiation:		
		Bit is reserved		
		1 = Power down 0 = Normal operation		
0.11	Power Down	With the PMA option, when set to 1 the device-specific transceiver is placed in a low-power state. This bit requires a reset (see bit 0.15) to clear.	R/W	0
		In TBI mode this register bit has no effect.		




Table 2-21:	Register 0 - Control Register (Cont'd)
-------------	--

Bits	Name	Description	Attributes	Default Value
0.10	Isolate	<b>1000BASE-X/2500BASE-X</b> : 1 = Electrically isolate PHY from GMII <b>SGMII:</b> Electrically isolate SGMII logic from GMII 0 = Normal operation	R/W	1
0.9	Restart Auto- Negotiation	Using optional auto-negotiation: 1 = Restart auto-negotiation process 0 = Normal operation Without optional auto-negotiation: Bit is reserved	R/W Self clearing	0
0.8	Duplex Mode	Always returns a 1 for this bit to signal Full-Duplex mode.	Returns 1	1
0.7	Collision Test	Always returns a 0 for this bit to disable COL test.	Returns 0	0
0.6	Speed Selection (MSB)	<ul> <li>1000BASE-X/2500BASE-X:</li> <li>Always returns a 1 for this bit. Together with bit 0.13, a speed selection of 1000 Mb/s is identified.</li> <li>In 2.5G mode this bit, along with bit 0.13, indicates a speed selection of 2500Mb/s.</li> <li>SGMII:</li> <li>11 = Reserved</li> <li>10 = 1 Gb/s</li> <li>01 = 100 Mb/s</li> <li>00 = 10 Mb/s</li> <li>Zynq-7000 SoC PS Gigabit Ethernet</li> <li>Controller mode, identifies with bit 0.6 of Control register specified in IEEE</li> <li>802.3-2008.</li> </ul>	1000BASE-X/ 2500BASE-X: Returns 1 SGMII: R/W in Zynq-7000 SoC PS Gigabit Ethernet Controller mode. Returns 1 in any other mode	1
0.5	Unidirectional Enable	Enable transmit regardless of whether a valid link has been established. This feature is only possible if Auto-Negotiation Enable (bit 0.12) is disabled.	R/W	0
0.4:0	Reserved	Always return 0s, writes ignored.	Returns Os	00000



#### **Register 1: Status Register**






Table 2-22: Re	gister 1 -	Status	Register
----------------	------------	--------	----------

Bits	Name	Description	Attributes	Default Value
1.15	100BASE-T4	Always returns a 0 because 100BASE-T4 is not supported.	Returns 0	0
1.14	100BASE-X Full Duplex	Always returns because 0 as 100BASE-X full duplex is not supported.	Returns 0	0
1.13	100BASE-X Half Duplex	Always returns a 0 because 100BASE-X half duplex is not supported.	Returns 0	0
1.12	10 Mb/s Full Duplex	Always returns a 0 because 10 Mb/s full duplex is not supported.	Returns 0	0
1.11	10 Mb/s Half Duplex	Always returns a 0 because 10 Mb/s half duplex is not supported	Returns 0	0
1.10	100BASE-T2 Full Duplex	Always returns a 0 because 100BASE-T2 full duplex is not supported.	Returns 0	0
1.9	100BASE-T2 Half Duplex	Always returns a 0 because 100BASE-T2 Half Duplex is not supported.	Returns 0	0
1.8	Extended Status	Always returns a 1 to indicate the presence of the Extended register (Register 15).		1
1.7	Unidirectional Ability	Always returns a 1, writes ignored	Returns 1	1
1.6	MF Preamble Suppression	Always returns a 1 to indicate that Management Frame Preamble Suppression is supported.	Returns 1	1
		Using optional auto-negotiation:		
1.5	Auto- Negotiation Complete	<ul><li>1 = Auto-Negotiation process completed</li><li>0 = Auto-Negotiation process not completed</li></ul>	RO	0
	Complete	Without optional auto-negotiation:		
		Ignore this bit.		



Table 2-22:	Register 1 - Status Register (Cont'd)
-------------	---------------------------------------

Bits	Name	Description	Attributes	Default Value
		Using optional auto-negotiation:		
1.4	Remote Fault	<ul><li>1 = Remote fault condition detected</li><li>0 = No remote fault condition detected</li></ul>	RO Self clearing	0
		Without optional auto-negotiation:	on read	
		Always returns a 0.		
		Using optional auto-negotiation:		
1.3	1.3 Auto- Negotiation Ability	Always returns a 1 for this bit to indicate that the PHY is capable of Auto-Negotiation.	Returns 1	1
		Without optional auto-negotiation:		
		Ignore this bit.		
		1 = Link is up 0 = Link is down (or has been down)		
1.2	Link Status	Latches 0 if Link Status goes down. Clears to current Link Status on read.	RO	0
		See Link Status for further details.		
1.1	Jabber Detect	Always returns a 0 for this bit because Jabber Detect is not supported.	Returns 0	0
1.0	Extended Capability	Always returns a 0 for this bit because no extended register set is supported.	Returns 0	0

#### Link Status

When High, the link is valid and has remained valid after this register was last read; synchronization of the link has been obtained and Auto-Negotiation (if enabled) has completed and the reset sequence of the transceiver (if present) has completed.

When Low, either:

• A valid link has not been established: link synchronization has failed or Auto-Negotiation (if enabled) has failed to complete.


OR


• Link synchronization was lost at some point after this register was previously read. However, the current link status might be good. *Therefore read this register a second time to get confirmation of the current link status*.

Regardless of whether Auto-Negotiation is enabled or disabled, there can be some delay to the deassertion of Link Status following the loss of synchronization of a previously successful link. This is due to the Auto-Negotiation state machine which requires that synchronization is lost for an entire link timer duration before changing state. For more information, see the 802.3 specification (the *an\_sync\_status* variable).



### **Registers 2 and 3: PHY Identifiers**





#### Table 2-23: Registers 2 and 3: PHY Identifier

Bits	Name	Description	Attributes	Default Value
2.15:0	Organizationally Unique	Returns Xilinx OUI	RO	0000_0001_0111_0100
3.15:10	Identifier (OUI) <sup>(1)</sup>	(0x005D03) (format as per IEEE specification).	RO	000011
3.9:4	Manufacturer model number	Always return 0s	RO	000000
3.3:0	Revision Number	Always return 0s	RO	0000

#### Notes:

1. The OUI is split across two registers.



#### **Register 4: Auto-Negotiation Advertisement**




Figure 2-13: MDIO Register 4: Auto-Negotiation Advertisement

This register can also be programmed using the optional auto-negotiation configuration interface.

Bits	Name	Description	Attributes	Default Value
4.15	Next Page	Core does not support Next Page. It can be enabled, if requested. Writes ignored.	R/W	0
4.14	Reserved	Always returns 0, writes ignored	Returns 0	0
4.13:12	Remote Fault	00 = No Error 01 = Offline 10 = Link Failure 11 = Auto-Negotiation Error	R/W Self clearing to 00 after Auto-Negotiation	00
4.11:9	Reserved	Always return 0s, writes ignored	Returns 0	0
4.8:7	Pause	00 = No PAUSE 01 = Symmetric PAUSE 10 = Asymmetric PAUSE towards link partner 11 = Both Symmetric PAUSE and Asymmetric PAUSE towards link partner	R/W	11
4.6	Half Duplex	Always returns a 0 for this bit because Half Duplex Mode is not supported	Returns 0	0
4.5	Full Duplex	1 = Full Duplex Mode is advertised 0 = Full Duplex Mode is not advertised <sup>(1)</sup>	R/W	1
4.4:0	Reserved	Always return 0s, writes ignored	Returns Os	00000

Table 2-24: Register 4: Auto-Negotiation Advertisement Register

#### Notes:

1. Even if the Full Duplex bit is set to 0, the core is assumed to be in Full Duplex, although it advertises the programmed ability.

www.xilinx.com



#### **Register 5: Auto-Negotiation Link Partner Base**






Table 2-25: Register 5: Auto-Negotiation Link Partner Ability Base Register

Bits	Name	Description	Attributes	Default Value
5.15	Next Page	<ul><li>1 = Next Page functionality is supported</li><li>0 = Next Page functionality is not supported</li></ul>	RO	0
5.14	Acknowledge	Used by Auto-Negotiation function to indicate reception of a link partner base or Next Page	RO	0
5.13:12	Remote Fault	00 = No Error 01 = Offline 10 = Link Failure 11 = Auto-Negotiation Error	RO	00
5.11:9	Reserved	Always return 0s	Returns Os	000
5.8:7	Pause	00 = No PAUSE 01 = Symmetric PAUSE 10 = Asymmetric PAUSE towards link partner 11 = Both Symmetric PAUSE and Asymmetric PAUSE supported	RO	00
5.6	Half Duplex	<ul><li>1 = Half Duplex Mode is supported</li><li>0 = Half Duplex Mode is not supported</li></ul>	RO	0
5.5	Full Duplex	<ul><li>1 = Full Duplex Mode is supported</li><li>0 = Full Duplex Mode is not supported</li></ul>	RO	0
5.4:0	Reserved	Always return 0s	Returns Os	00000

www.xilinx.com



#### **Register 6: Auto-Negotiation Expansion**





Figure 2-15: MDIO Register 6: Auto-Negotiation Expansion

Table 2-26: Register 6: Auto-Negotiation Expansion Register

Bits	Name	Description	Attributes	Default Value
6.15:3	Reserved	Always returns 0s	Returns Os	0000000000000
6.2	Next Page Able	This bit is ignored as the core does not support Next Page. This feature can be enabled on request.	Returns 1	1
6.1	Page Received	1 = A new page has been received 0 = A new page has not been received	RO Self clearing on read	0
6.0	Reserved	Always returns 0s	Returns Os	0000000

#### **Register 7: Auto-Negotiation Next Page Transmit**



#### Table 2-27: Register 7: Auto-Negotiation Next Page Transmit

Bits	Name	Description	Attributes	Default Value <sup>(1)</sup>
7.15	Next Page	1 = Additional Next Page(s) will follow 0 = Last page	R/W	0
7.14	Reserved	Always returns 0	Returns 0	0
7.13	Message Page	1 = Message Page 0 = Unformatted Page	R/W	1
7.12	Acknowledge 2	<ul><li>1 = Comply with message</li><li>0 = Cannot comply with message</li></ul>	R/W	0



Bits	Name	Description	Attributes	Default Value <sup>(1)</sup>
7.11	Toggle	Value toggles between subsequent Next Pages	RO	0
7.10:0	Message/ Unformatted Code Field	Message Code Field or Unformatted Page Encoding as dictated by 7.13	R/W	00000000001 (Null Message Code)

Table 2-27: Register 7: Auto-Negotiation Next Page Transmit (Cont'd)

#### Notes:

1. This register returns zeros because the core does not support Next Page. This feature can be enabled on request.

#### **Register 8: Auto-Negotiation Next Page Receive**








Table 2-28: Register 8: Au	to-negotiation	Next Page Receive
----------------------------	----------------	-------------------

Bits	Name	Description	Attributes	Default Value
8.15	Next Page	1 = Additional Next Page(s) will follow 0 = Last page	RO	0
8.14	Acknowledge	Used by Auto-Negotiation function to indicate reception of a link partner base or Next Page	RO	0
8.13	Message Page	1 = Message Page 0 = Unformatted Page	RO	0
8.12	Acknowledge 2	<ul><li>1 = Comply with message</li><li>0 = Cannot comply with message</li></ul>	RO	0
8.11	Toggle	Value toggles between subsequent Next Pages	RO	0
8.10:0	Message/ Unformatted Code Field	Message Code Field or Unformatted Page Encoding as dictated by 8.13	RO	00000000000



### **Register 15: Extended Status**






Bits	Name	Description	Attributes	Default Value
15.15	1000BASE-X Full Duplex	Always returns a 1 because 1000BASE-X Full Duplex is supported	Returns 1	1
15.14	1000BASE-X Half Duplex	Always returns a 0 because 1000BASE-X Half Duplex is not supported	Returns 0	0
15.13	1000BASE-T Full Duplex	Always returns a 0 because 1000BASE-T Full Duplex is not supported	Returns 0	0
15.12	1000BASE-T Half Duplex	Always returns a 0 because 1000BASE-T Half Duplex is not supported	Returns 0	0
15:11:0	Reserved	Always return 0s	Returns Os	000000000000

Table 2-29: Register 15 - Extended Status Register



#### Register 16: Vendor-Specific Auto-Negotiation Interrupt Control



#### *Figure 2-19:* MDIO Register 16: Vendor Specific Auto-Negotiation Interrupt Control

Bits	Name	Description	Attributes	Default Value
16.15:2	Reserved	Always return 0s	Returns Os	000000000000000
		1 = Interrupt is asserted 0 = Interrupt is not asserted		
16.1	Interrupt Status	If the interrupt is enabled, this bit is asserted on the completion of an Auto-Negotiation cycle; it is only cleared by writing 0 to this bit.	R/W	0
		If the Interrupt is disabled, the bit is set to 0.		
		<i>Note:</i> The an_interrupt port of the core is wired to this bit.		
16.0	Interrupt Enable	1 = Interrupt enabled 0 = Interrupt disabled	R/W	1

Table 2-30: Register 16 - Vendor Specific Register: Auto-Negotiation Interrupt Control Register



## 1000BASE-X or 2500BASE-X Standard without Optional Auto-Negotiation

It is not in the scope of this document to fully describe the 1000BASE-X PCS registers. See clauses 22 and 37 of the IEEE 802.3-2008 specification for further information.

Registers at undefined addresses are read-only and return 0s. The core can be reset three ways: reset, DCM\_LOCKED and soft reset. All of these methods reset all the registers to the default values. For 2500BASE-X the register definition is same as 1000BASE-X.

Register Address	Register Name	
0	Register 0: Control Register	
1	Register 1: Status Register	
2,3	Registers 2 and 3: PHY Identifiers	
15	Register 15: Extended Status	

Table 2-31: MDIO Registers for 1000BASE-X without Auto-Negotiation

## SGMII Standard Using Optional Auto-Negotiation

The registers provided for SGMII operation in this core are adaptations of those defined in clauses 22 and 37 of the IEEE 802.3-2008 specification. In an SGMII implementation, two different types of links exist. They are the SGMII link between the MAC and PHY (SGMII link) and the link across the Ethernet Medium itself (Medium). See Figure 3-52, page 144.

Information regarding the state of both of these links is contained within the following registers. Where applicable, the abbreviations *SGMII link* and *Medium* are used in the register descriptions. Registers at undefined addresses are read-only and return 0s. The core can be reset three ways: reset, DCM\_LOCKED and soft reset. All of these methods reset all the registers to the default values. For 2.5G SGMII the register definition is similar to 1G SGMII. Speed selection bits in 2.5G mode are not relevant because the core supports only 2.5G.

Register Address	Register Name	
0	Register 0: Control Register	
1	Register 1: Status Register	
2,3	Registers 2 and 3: PHY Identifiers	
4	Register 4: SGMII Auto-Negotiation Advertisement	
5	Register 5: SGMII Auto-Negotiation Link Partner Ability	
6	Register 6: Auto-Negotiation Expansion	
7 Register 7: Auto-Negotiation Next Page Transmit		
8	Register 8: Auto-Negotiation Next Page Receive	

Table 2-32: MDIO Registers for SGMII with Auto-Negotiation



	5	
Register Address	Register Name	
15	Register 15: Extended Status	
16	Register 16: Vendor-Specific Auto-Negotiation Interrupt Control	

#### Table 2-32: MDIO Registers for SGMII with Auto-Negotiation

#### **Register 4: SGMII Auto-Negotiation Advertisement**

#### MAC Mode




Figure 2-20: MDIO Register 4: SGMII Auto-Negotiation Advertisement

This register can also be programmed using the optional Auto-Negotiation Configuration interface.

Table 2-33:	Register 4 - SGMII Auto-Negotiation Advertisement
10010 2 33.	

Bits	Name	Description	Attributes	Default Value
4.15:0	All bits	SGMII defined value sent from the MAC to the PHY	RO	000000000000000000000000000000000000000

#### **PHY Mode**






Table 2-34:	Register 4: SGMII	<b>Auto-Negotiation</b>	Advertisement in PHY Mode
-------------	-------------------	-------------------------	---------------------------

Bits	Name	Description	Attributes	Default Value
4.15	PHY Link Status	This refers to the link status of the PHY with its link partner across the Medium.	R/W	0
		1 = Link Up 0 = Link Down		
4.14	Acknowledge	Used by Auto-Negotiation function to indicate reception of a link partner base or Next Page	R/W	0
4.13	Reserved	Always returns 0, writes ignored	Returns 0	0



Bits	Name	Description	Attributes	Default Value
4.12	Duplex Mode	1= Full Duplex 0 = Half Duplex	R/W	0
4.11:10	Speed	11 = Reserved 10 = 1 Gb/s 01 = 100 Mb/s 00 = 10 Mb/s	R/W	00
4.9:1	Reserved	Always return 0s	Returns Os	000000000
4:0	Reserved	Always returns 1	Returns 1	1

**Register 5: SGMII Auto-Negotiation Link Partner Ability** 




Figure 2-22: MDIO Register 5: SGMII Auto-Negotiation Link Partner Ability

The Auto-Negotiation Ability Base register (Register 5) contains information related to the status of the link between the PHY and its physical link partner across the Medium.

Bits	Name	Description	Attributes	Default Value
5.15	PHY Link Status	This refers to the link status of the PHY with its link partner across the Medium. 1 = Link Up 0 = Link Down	RO	0
5.14	Acknowledge	Used by Auto-Negotiation function to indicate reception of a link partner base or Next Page	RO	0
5.13	Reserved	Always returns 0 writes ignored	Returns 0	0
5.12	Duplex Mode	1= Full Duplex 0 = Half Duplex	RO	0
5.11:10	Speed	11 = Reserved 10 = 1 Gb/s 01 = 100 Mb/s 00 = 10 Mb/s	RO	00

Table 2-35: Register 5: SGMII Auto-Negotiation Link Partner Ability Base



Bits	Name	Description	Attributes	Default Value
5.9:1	Reserved	Always return 0s	Returns Os	000000000
5:0	Reserved	Always returns 1	Returns 1	1

Table 2-25.	Register 5: SGMII Auto-Negotiation Link Partner Ab	ility Base (Cont'd)
TUDIE 2-55.	Register 5: Solvin Auto-Negotiation Link Partner AD	muy base (come u)

### SGMII Standard without Optional Auto-Negotiation

The registers provided for SGMII operation in this core are adaptations of those defined in clauses 22 and 37 of the IEEE 802.3-2008 specification. In an SGMII implementation, two different types of links exist. They are the SGMII link between the MAC and PHY (SGMII link) and the link across the Ethernet Medium itself (Medium). See Figure 3-52. Information about the state of the SGMII link is available in registers that follow. For 2.5G SGMII the register definition is similar to 1G SGMII. Speed selection bits in 2.5G mode are not relevant because the core supports only 2.5G.



**IMPORTANT:** The state of the link across the Ethernet medium itself is not directly available when SGMII Auto-Negotiation is not present. For this reason, the status of the link and the results of the PHYs Auto-Negotiation (for example, Speed and Duplex mode) must be obtained directly from the management interface of connected PHY module. Registers at undefined addresses are read-only and return 0s.


The core can be reset three ways: reset, DCM\_LOCKED and soft reset. All of these methods reset all the registers to the default values.

<b>Register Address</b>	Register Name
0	Register 0: Control Register
1	Register 1: Status Register
2,3	Registers 2 and 3: PHY Identifiers
15	Register 15: SGMII Extended Status

Table 2-36: MDIO Registers for SGMII with Auto-Negotiation



#### **Register 15: SGMII Extended Status**





Bits	Name	Description	Attributes	Default Value
15.15	1000BASE-X Full Duplex	Always returns a 1 for this bit because 1000BASE-X Full Duplex is supported	Returns 1	1
15.14	1000BASE-X Half Duplex	Always returns a 0 for this bit because 1000BASE-X Half Duplex is not supported	Returns 0	0
15.13	1000BASE-T Full Duplex	Always returns a 0 for this bit because 1000BASE-T Full Duplex is not supported	Returns 0	0
15.12	1000BASE-T Half Duplex	Always returns a 0 for this bit because 1000BASE-T Half Duplex is not supported	Returns 0	0
15:11:0	Reserved	Always return 0s	Returns Os	00000000000

Table 2-37: Register 15 - SGMII Extended Status Register

## Both 1000BASE-X and SGMII Standards

Table 2-38 describes Register 17, the vendor-specific Standard Selection register. This register is only present when the core is generated with the capability to dynamically switch between 1000BASE-X and SGMII standards. The component name is used as the base name of the output files generated for the core. See Select Standard in Chapter 4. Dynamic Switching between 2500BASE-X and 2.5G SGMII is not supported by the core.

When this register is configured to perform the 1000BASE-X standard, registers 0 to 16 should be interpreted as per 1000BASE-X or 2500BASE-X Standard Using Optional Auto-Negotiation or 1000BASE-X or 2500BASE-X Standard without Optional Auto-Negotiation.

When this register is configured to perform the SGMII standard, registers 0 to 16 should be interpreted as per SGMII Standard Using Optional Auto-Negotiation or 1000BASE-X or 2500BASE-X Standard without Optional Auto-Negotiation. This register can be written to at any time. See Dynamic Switching of 1000BASE-X and SGMII Standards for more information.

www.xilinx.com






Figure 2-23: Dynamic Switching (Register 17)

Tahle 2-38.	Register 17 - Vendor-specific Register: Standard Selection Register
TUDIC 2 50.	Register 17 - Vendor-specific Register. Standard Selection Register

Bits	Name	Description	Attributes	Default Value
17.15:1	Reserved	Always return 0s	Returns Os	0000000000000000
16.0	0 = Core performs to the 1000BASE-X standard. Registers 0 to 16 behave as per 1000BASE-X or 2500BASE-X Standard Using Optional Auto-NegotiationStandard1= Core performs to the SGMII standard. Registers 0 to 16 behave as per SGMII Standard Using Optional Auto-Negotiation.	standard. Registers 0 to 16 behave as per 1000BASE-X or 2500BASE-X Standard Using Optional	R/W	Determined by the
			basex_or_sgmii port	

# **Configuration and Status Vectors**

Additional signals are brought out of the core to program Register 0 independent of the MDIO management interface. These signals are bundled into the configuration\_vector signal as defined in Table 2-39.

Signals are also brought out of the core to program Register 4 independent of the MDIO management interface. These signals are bundled into an\_adv\_config\_vector as defined in Table 2-40. Status signals are also brought out of the core to status\_vector as defined in Table 2-41.

Table 2-39:	Configuration	Vector
-------------	---------------	--------

Bits	Description
0	<b>Unidirectional Enable.</b> When set to 1, Enable Transmit irrespective of state of RX (802.3ah). When set to 0, Normal operation
1	<b>Loopback Control.</b> When the core with a device-specific transceiver is used, this places the core into internal loopback mode. In TBI mode bit 1 is connected to ewrap. When set to 1, this signal indicates to the external PMA module to enter loopback mode.
2	<b>Power Down,</b> When the Zynq-7000, Virtex-7, Kintex-7, and Artix-7device transceivers are used and set to 1, the device-specific transceiver is placed in a low-power state. A reset must be applied to clear. In TBI mode this bit is unused.



### Table 2-39: Configuration Vector (Cont'd)

Bits	Description
3	<b>Isolate.</b> When set to 1, the GMII should be electrically isolated. When set to 0, normal operation is enabled.
4	<b>Auto-Negotiation Enable</b> . This signal is valid only if the AN module is enabled through the IP catalog. When set to 1, the signal enables the AN feature. When set to 0, AN is disabled.

#### Table 2-40: Auto-Negotiation Vector

Bits	Description <sup>(1)</sup>
0	For 1000BASE-X or 2500BASE-X-Reserved. For SGMII- Always 1
4:1	Reserved
	For 1000BASE-X or 2500BASE-X- Full Duplex
5	<ul><li>1 = Full Duplex Mode is advertised</li><li>0 = Full Duplex Mode is not advertised</li></ul>
	For SGMII: Reserved
6	Reserved
	For 1000BASE-X or 2500BASE-X- Pause
8:7	0 0 = No Pause 0 1 = Symmetric Pause 1 0 = Asymmetric Pause towards link partner 1 1 = Both Symmetric Pause and Asymmetric Pause towards link partner
	For SGMII - Reserved
9	Reserved
	For 1000BASE-X or 2500BASE-X- Reserved
	For SGMII- Speed
11:10	1 1 = Reserved 1 0 = 1000 Mb/s 0 1 = 100 Mb/s 0 0 = 10 Mb/s
	For 1000BASE-X or 2500BASE-X- Remote Fault
13:12	0 0 = No Error 0 1 = Offline 1 0 = Link Failure 1 1 = Auto-Negotiation Error
	For SGMII- Bit[13]: Reserved Bit[12]: Duplex Mode
	1 = Full Duplex 0 = Half Duplex
14	For 1000BASE-X or 2500BASE-X- Reserved
14	For SGMII- Acknowledge



Table 2-40:	Auto-Negotiation Vector (Cont'd)	
-------------	----------------------------------	--

Description <sup>(1)</sup>
For 1000BASE-X or 2500BASE-X- Reserved
For SGMII- PHY Link Status
1 = Link Up 0 = Link Down

Notes:

1. In SGMII operating in MAC Mode, the AN\_ADV register is hard wired internally to "0x4001" and this bus has no effect. For 1000BASE-X or 2500BASE-X and SGMII operating in PHY mode, the AN\_ADV register is programmed by this bus as specified for the following bits.

Table 2-41:	Status Vector
-------------	---------------

Bits	Description
	<b>Link Status</b> . This signal indicates the status of the link. When High, the link is valid: synchronization of the link has been obtained <b>and</b> Auto-Negotiation (if present and enabled) has successfully completed and the reset sequence of the transceiver (if present) has completed.
0	When Low, a valid link has not been established. Either link synchronization has failed or Auto-Negotiation (if present and enabled) has failed to complete.
	When auto-negotiation is enabled, this signal is identical to Status register Bit 1.2: Link Status.
	When auto-negotiation is disabled, this signal is identical to status_vector Bit[1]. In this case, either of the bits can be used.
1	Link Synchronization. This signal indicates the state of the synchronization state machine (IEEE802.3 figure 36-9) which is based on the reception of valid 8B/10B code groups. This signal is similar to Bit[0] (Link Status), but is <i>not</i> qualified with Auto-Negotiation. When High, link synchronization has been obtained and in the synchronization state machine, sync_status=OK. When Low, synchronization has failed.
2	<b>RUDI(/C/)</b> . The core is receiving /C/ ordered sets (Auto-Negotiation Configuration sequences) as defined in IEEE 802.3-2008 clause 36.2.4.10.
3	<b>RUDI(/I/)</b> . The core is receiving /I/ ordered sets (Idles) as defined in IEEE 802.3-2008 clause 36.2.4.12.
4	<b>RUDI(INVALID)</b> . The core has received invalid data while receiving/C/ or /I/ ordered set as defined in IEEE 802.3-2008 clause 36.2.5.1.6. This can be caused, for example, by bit errors occurring in any clock cycle of the /C/ or /I/ ordered set.
5	<b>RXDISPERR.</b> The core has received a running disparity error during the 8B/10B decoding function.
6	<b>RXNOTINTABLE.</b> The core has received a code group which is not recognized from the 8B/10B coding tables.
7	<b>PHY Link Status (SGMII mode only).</b> When operating in SGMII mode, this bit represents the link status of the external PHY device attached to the other end of the SGMII link (High indicates that the PHY has obtained a link with its link partner; Low indicates that is has not linked with its link partner). The value reflected is Link Partner Base AN Register 5 bit 15 in SGMII MAC mode and the Advertisement Ability register 4 bit 15 in PHY mode. However, this bit is only valid after successful completion of auto-negotiation across the SGMII link. If SGMII auto-negotiation is disabled, then the status of this bit should be ignored.
	When operating in 1000BASE-X mode, this bit remains Low and should be ignored.



### Table 2-41: Status Vector (Cont'd)

Bits	Description
9:8	<b>Remote Fault Encoding.</b> This signal indicates the remote fault encoding (IEEE802.3 table 37-3). This signal is validated by bit 13 of status_vector and is only valid when Auto-Negotiation is enabled. In 1000BASE-X mode these values reflected Link Partner Base AN Register 5 bits [13:12].
	This signal has no significance when the core is in SGMII mode with PHY side implementation and indicates 00. In MAC side implementation of the core the signal takes the value 10 to indicate the remote fault (Link Partner Base AN Register 5 bit 15 (Link bit) is 0).
11:10	<b>SPEED.</b> This signal indicates the speed negotiated and is only valid when Auto-Negotiation is enabled. In 1000BASE-X or 2500BASE-X mode these bits are hard wired to 10 but in SGMII mode the signals encoding is as shown below. The value reflected is Link Partner Base AN Register 5 bits [11:10] in MAC mode and the Advertisement Ability register 4 bits [11:10] in PHY mode.
	1 1 = Reserved 1 0 = 1000 Mb/s; 2500 Mb/s in 2.5G mode 0 1 = 100 Mb/s; reserved in 2.5G mode 0 0 = 10 Mb/s; reserved in 2.5G mode
12	<b>Duplex Mode.</b> This bit indicates the Duplex mode negotiated with the link partner. Indicates bit 5 of Link Partner Base AN register 5 in 1000BASE-X or 2500BASE-X mode; otherwise bit 12 in SGMII mode. (In SGMII MAC and PHY mode it is register bit 5.12.) 1 = Full Duplex 0 = Half Duplex
13	<b>Remote Fault</b> . When this bit is logic one, it indicates that a remote fault is detected and the type of remote fault is indicated by <b>status_vector bits[9:8]</b> . This bit reflects MDIO register bit 1.4.
	<i>Note:</i> This bit is only deasserted when a MDIO read is made to status register (register1). This signal has no significance in SGMII PHY mode or when MDIO is disabled.
15:14	<b>Pause.</b> These bits reflect the bits [8:7] of Register 5 (Link Partner Base AN register). These bits are valid only in 1000BASE-X or 2500BASE-X mode and have no significance in SGMII mode.
	0 0 = No Pause 0 1 = Symmetric Pause 1 0 = Asymmetric Pause towards Link partner 1 1 = Both Symmetric Pause and Asymmetric Pause towards link partner



# Chapter 3

# Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

# **General Design Guidelines**

The following sections provide some design guidelines.

# **Understand the Core Features and Interfaces**

Chapter 1, Overview introduced the features and interfaces that are present in the logic of the core netlist. This chapter assumes a working knowledge of the IEEE802.3-2008 Ethernet specification, in particular the Gigabit Ethernet 1000BASE-X sections: clauses 34 through to 37.

# **Customize and Generate the Core**

Generate the core with your desired options using the IP catalog, as described in Customizing and Generating the Core.

# Examine the Example Design Provided with the Core

An HDL example design built around the core is provided through the Vivado® design tools that allow for a demonstration of core functionality using either a simulation package or in hardware if placed on a suitable board.

Multiple different example designs are provided depending upon the core customization:

- 1000BASE-X or 2500BASE-X with Transceiver Example Design
- SGMII/Dynamic Switching Using a Transceiver Example Design
- Synchronous SGMII over LVDS Example Design
- 1000BASE-X with TBI Example Design
- SGMII/Dynamic Switching with TBI Example Design



Before implementing the core in your application, examine the example design provided with the core to identify the steps that can be performed:

- 1. Edit the HDL top level of the example design file to change the clocking scheme, add or remove Input/Output Blocks (IOBs) as required, and replace the GMII IOB logic with user-specific application logic (for example, an Ethernet MAC).
- 2. Synthesize the entire design.
- 3. Implement the entire design. After implementation is complete you can also create a bitstream that can be downloaded to a Xilinx<sup>®</sup> device.
- 4. Download the bitstream to a target device.

# Implement the Core in Your Application

Before implementing your application, examine the example design delivered with the core for information about the following:

- Instantiating the core from HDL
- Connecting the physical-side interface of the core (device-specific transceiver or TBI)
- Deriving the clock management logic

It is expected that the block level module from the example design will be instantiated directly into customer designs rather than the core netlist itself. The block level contains the core and a completed physical interface.

## Write an HDL Application

After reviewing the example design delivered with the core, write an HDL application that uses single or multiple instances of the block level module for the core. Client-side interfaces and operation of the core are described in Using the Client-Side GMII Datapath. See the following information for additional details: using the core in conjunction with the TEMAC core in Interfacing to Other Cores.

## Synthesize Your Design and Create a Bitstream

Synthesize your entire design using the desired synthesis tool.



**IMPORTANT:** Care must be taken to constrain the design correctly; the constraints provided with the core should be used as the basis for your own. See the Constraining the Core.

## Simulate and Download Your Design

After creating a bitstream that can be downloaded to a Xilinx device, simulate the entire design and download it to the desired device.



## Know the Degree of Difficulty

A 1G/2.5G Ethernet PCS/PMA or SGMII core is challenging to implement in any technology and as such, all core applications require careful attention to system performance requirements. Pipelining, logic mapping, placement constraints, and logic duplication are all methods that help boost system performance.

## Keep It Registered

To simplify timing and to increase system performance in an FPGA design, keep all inputs and outputs registered between the user application and the core. All inputs and outputs from the user application should come *from*, or connect *to*, a flip-flop. While registering signals might not be possible for all paths, it simplifies timing analysis and makes it easier for the Xilinx tools to place and route the design.

## **Recognize Timing Critical Signals**

The constraints provided with the example design for the core identifies the critical signals and the timing constraints that should be applied. See Constraining the Core for more information.

## Make Only Allowed Modifications

The core should not be modified. Modifications can have adverse effects on system timing and protocol compliance. Supported user configurations of the core can only be made by selecting the options from within the IP catalog when the core is generated. See Customizing and Generating the Core.

# **Shared Logic**


Up to version 13.0 of the core, the RTL hierarchy for the core was fixed. This resulted in some difficulty because shareable clocking and reset logic needed to be extracted from the core example design for use with a single instance, or multiple instances of the core.

Shared logic is a feature that provides a more flexible architecture that works both as a standalone core and as a part of a larger design with one or more core instances. This minimizes the amount of HDL modifications required, but at the same time retains the flexibility to address more uses of the core.

The new level of hierarchy is called <component\_name>\_support. Figure 3-1 and Figure 3-2 show two hierarchies where the shared logic block is contained either in the core or in the example design. In these figures, <component\_name> is the name of the generated core. The difference between the two hierarchies is the boundary of the core. It is controlled using the **Shared Logic** option in the Vivado IDE (see Figure 4-8).













Figure 3-2: Shared Logic Included in Example Design

In version 15.2 of the core, an option was introduced under **Shared logic Included in Example Design**. The option **GT in Example design**, pulls out the Gigabit transceiver from the core and moves it to the <component\_name>\_support hierarchy. The Gigabit transceiver can be edited. The core provides a interface that can be connected one to one with the transceiver. Figure 3-3 shows this hierarchy.





X16215-012919

Figure 3-3: Shared Logic and Transceiver Included in Example Design

# Clocking

For clocking frequencies for the Vivado Design Suite, see Clock Frequencies.

For clocking information on the client interface in SGMII mode, see Clock Generation.

For clocking information on the PHY interface, see the following:

- For TBI Clocking, see The Ten-Bit Interface.
- For 1000BASE-X or 2500BASE-X, see 1000BASE-X or 2500BASE-X with Transceivers.
- For SGMII and Dynamic Switching, see SGMII/Dynamic Switching with Transceivers.
- For System Synchronous SGMII over LVDS, see SGMII LVDS Clocking Logic.


# Resets

Due to the number of clock domains in this IP core, the reset structure is not simple and involves several separate reset regions, with the number of regions dependent on the core configuration.

# **Reset Structure with Transceiver**

Figure 3-4 shows the most common reset structure for the core connected to the serial or LVDS transceiver. The grayed out region indicates the logic that is activated under certain conditions based on the core configuration.





*Figure 3-4:* **Reset Structure for Core with Transceiver** 

## **Reset Structure with TBI**

Figure 3-5 shows the most common reset structure for the core with TBI. The grayed out region indicates the logic that is activated under certain conditions based on the core configuration.






Figure 3-5: Reset Structure for Core with TBI



# **1000BASE-X or 2500BASE-X with Transceivers**

This section provides general guidelines for creating 1000BASE-X designs for device-specific transceivers. 2500BASE-X follows the same structure and guidelines as for 1000BASE-X designs. 2500BASE-X is not supported for devices that have GTP transceivers.

For information on the example design see 1000BASE-X or 2500BASE-X with Transceiver Example Design.

## Transceiver Logic for 7 Series and Zynq-7000 Devices

The core is designed to integrate with 7 series and Zynq®-7000 FPGA transceivers. Figure 3-6 shows the transceiver connections for Virtex®-7, Kintex®-7 and Zynq-7000 devices. Virtex-7 devices support both the GTX and GTH transceivers; Kintex-7 and Zynq-7000 devices support the GTX transceiver. For Artix®-7devices, the transceiver is connected as shown in Figure 3-7; the supported transceiver is a GTP transceiver.

Figure 3-6 and Figure 3-7 show the connectivity of the clocking logic with the encrypted core and transceiver channel. The internal signal name of GT\_CHANNEL or Encrypted RTL might not exactly correspond to the block level port names. For connectivity at the block level see Port Descriptions. For shared logic connectivity guidelines see Table 3-1. Note that in this case rxuserclk/rxuserclk2 is unused in the core.

The 125 MHz differential reference clock is routed directly to the 7 series FPGA transceiver. The transceiver is configured to output a version of this clock (62.5 MHz, 125 MHz for 2.5 Gb/s) on the **txoutclk** port; this is then routed to a MMCM. From the MMCM, generated clocks (62.5 MHz, 125 MHz for 1 Gb/s; 156.25 MHz, 312.5 MHz for 2.5 Gb/s) are placed onto global clock routing and are input back into the transceiver on the user interface clock ports **txusrclk**, and **txusrclk2**. The clocking logic is included in a separate module <component\_name>\_clocking which is instantiated in the <component\_name>\_support module.

The two wrapper files immediately around the transceiver pair, gtwizard and gtwizard\_gt (Figure 3-6), are generated from the 7 series FPGA Transceiver wizard. These files apply all the Gigabit Ethernet attributes. Consequently, these files can be regenerated by customers. See Regeneration of 7 Series/Zynq-7000 Transceiver Files for more information.

A 500 ns wait time for reset is generated with respect to the system clock input in the <component\_name>\_gtwizard\_init.v[hd] module. The STABLE\_CLOCK\_PERIOD attribute in this file has to be set to the period of the system clock.



<compo< th=""><th colspan="4"><component_name>_support</component_name></th></compo<>	<component_name>_support</component_name>			
<pre><component_name>_clocking BUFG 62.5 MHz</component_name></pre>				
	MMCME2_ADV CLKIN1 CLKOUT1 6 CLKOUT0 - LKFBIN CLKFBOUT -	2.5 MHz BUFG	BUFG	gtrefclk_p IBUFDS_GTE2
_	l	userclk2	userclk	
	component_name>_I			gtwizard_gt gtwizard_gt GTX/GTH* Transceiver GTREFCLK0 TXOUTCLK TXUSRCLK TXUSRCLK2 RXUSRCLS2 RXUSRCLS
	rxclkcorcnt[2:0] powerdown txchardispmode txchardispval			RXCLKCORCNT[2:0] POWERDOWN TXCHARDISPMODE TXCHARDISPVAL
	txcharisk txdata[7:0] enablealign			TXCHARISK TXDATA[15:0] RXMCOMMAALIGNEN

\*GTH is Virtex-7 only transceiver X12765-031417





<component_name>_suppo</component_name>	rt			
<component_name>_cloc</component_name>	king BUFG 62.5 M	Hz		
MMCME2_ADV CLKIN1 CLKOUT1 - CLKOUT0 - CLKFBIN CLKFBOUT -	62.5 MHz BUFG USErClk userclk2	gtrefclk_p IBUFDS_GTE2		
<component_name>_ Encrypted RTL userclk2</component_name>	125 MHz	gtwizard GTPE2_COMMON GTREFCLK0 PLLOOUTCLK PLLOOUTCLK PLLOOUTREFCLK GTPE2_CHANNEL Transceiver PLLOREFCLK_IN PLLOCK_IN TXOUTCLK TXUSRCLK2 I RXUSRCLK2 I RXUSRCLK2		
rxchariscomma				
rxbufstatus[1:0]	LOGIC			
rxcharisk				
rxdisperr rxdata[7:0]		RXDISPERR		
rxrundisp		RXDATA[15:0]		
rxclkcorcnt[2:0]		RXCLKCORCNT[2:0]		
powerdown		POWERDOWN		
txchardispmode		TXCHARDISPMODE		
txchardispval		TXCHARDISPVAL		
txcharisk		TXCHARISK		
txdata[7:0]		TXDATA[15:0]		
enablealign				
		RXPCOMMAALIGNEN		
	_	·		
		X12763-0314		

Figure 3-7: 1000BASE-X Transceiver Connections (Artix-7)

## Transceiver Logic For UltraScale+/UltraScale Devices

Figure 3-8 shows the transceiver connections for UltraScale+/UltraScale devices. Figure 3-8 shows the connectivity of clocking logic with the encrypted core and transceiver channel. The internal signal names of GT\_CHANNEL or the encrypted RTL might not exactly correspond to the block level port names. For connectivity purposes at the block level see Port Descriptions. For shared logic connectivity guidelines see Table 3-1.



The differential reference clock selected through the Vivado IDE is routed directly to the UltraScale FPGA transceiver. The transceiver is configured to output a version of this clock (125 MHz for 1 Gb/s, 312.5 MHz for 2.5 Gb/s) on the troutclk port; troutclk is then routed to a BUFG\_GT to generate userclk (62.5,125 MHz in 1G mode and 312.5,156.25 MHz in 2.5G mode), userclk2 (125 MHz in 1G mode, 312.5 MHz in 2.5G mode) and placed onto global clock routing. These clocks are input back into the transceiver on the user interface clock ports usrclk and usrclk2. The clocking logic is included in a separate module <component\_name>\_clocking which is instantiated in the <component\_name>\_support module.

Transceiver files are generated on runtime through UltraScale+/UltraScale gtwizard. See the *UltraScale Architecture GTH Transceivers Advance Specification User Guide* (UG576) [Ref 9], the *UltraScale Architecture GTY Transceivers User Guide* (UG578) [Ref 10], and the *UltraScale FPGAs Transceivers Wizard Product Guide* (PG182) [Ref 11] for details on the supporting logic and files generated.










Figure 3-8: 1000BASE-X Transceiver Connections (UltraScale Architecture)

## **Clock Sharing Across Multiple Cores with Transceivers**


One instance of the core is generated with the **Include Shared Logic in Core** option. This instance contains all the clocking logic that can be shared. The remaining instances can be generated using the **Include Shared Logic in Example Design** option.

Figure 3-9 shows sharing clock resources across two instantiations of the core for Virtex-7, Kintex-7 and Zynq-7000 device transceivers; Figure 3-10 shows the connections for Artix-7 devices. Table 3-1 shows example connections when connecting an instance generated with



**Include Shared Logic in Core** to an instance generated using **Include Shared Logic in Example Design**. The clock frequencies specified in the diagrams are for 1G mode.

Additional cores can be added by continuing to instantiate extra block level modules. To provide the FPGA logic clocks for all core instances, select a troutclk port from any transceiver and route this to a single MMCM. The clkout0 (125 MHz for 1 Gb/s, 312.5 MHz for 2.5 Gb/s) and clkout1 (62.5 MHz for 1 Gb/s, 156.25 MHz for 2.5 Gb/s) outputs from this MMCM, placed onto global clock routing using BUFGs, can be shared across all core instances and transceivers as shown.







For UltraScale+/UltraScale devices the MMCM is not required because the txoutclk generated is 125 MHz for 1 Gb/s, 312.5 MHz for 2.5 Gb/s and can be used to generate the 62.5 MHz for 1 Gb/s, 156.25 MHz for 2.5 Gb/s (txuserclk) clock using the BUFG\_GT. The same txoutclk can be used by other instances of the core by using the BUFG\_GT as shown in Figure 3-18.




Figure 3-10: Clock Management-Multiple Core Instances (Artix-7)



From Instance Using Shared Logic in Core	To Instance Using Shared Logic in Example Design	Design Considerations		
gtrefclk_out	gtrefclk	GTREFCLK can be shared up one quad and down one quad		
gtrefclk_bufg_out	gtrefclk_bufg	This is applicable only for 7 series and Zynq devices.		
userclk_out	userclk	This can be shared only when TXOUTCLK (and hence gtrefclk) of both instances are synchronous; otherwise this should be connected to the TXOUTCLK port of the same instance (For 1G mode). This clock frequency is 62.5 MHz in 1 Gb/s mode, 156.25 MHz in 2.5 Gb/s mode. This clock can be used across the whole device and is used for any GT that has the same gtrefclk		
userclk2_out	userclk2	This can be shared only when TXOUTCLK (and hence gtrefclk) of both the instances are synchronous; otherwise this should be connected to TXOUTCLK multiplied by two (for 1G mode) of the same instance. This clock frequency is 125 MHz in 1 Gb/s mode, 312.5 MHz in 2.5 Gb/s mode. This clock can be used across the whole device and used for any GT that has the same gtrefclk.		
rxuserclk_out	rxuserclk	This can be shared only when RXOUTCLK (recovered clock) of both the channels are synchronous; otherwise this should be connected to the RXOUTCLK port of the same instance. This clock frequency is 62.5 MHz in 1 Gb/s mode, 156.25 MHz in 2.5 Gb/s mode.		
rxuserclk2_out	rxuserclk2	This can be shared only when the RXOUTCLK signal (recovered clock) of both the channels are synchronous. Otherwise this should be connected to the RXOUTCLK port of the same instance. This clock frequency is 62.5 MHz in 1 Gb/s mode and 156.25 MHz in 2.5 Gb/s mode. The frequency of this clock when RxGmiiClkSrc=RXOUTCLK is 125 MHz and 312.5 MHz respectively.		
pma_reset_out	pma_reset			
mmcm_locked_out	mmcm_locked	Provided both the instances use the same MMCM.		
GTH/GTX Transceiver Spe	GTH/GTX Transceiver Specific Signals			
gt0_qplloutclk_out	gt0_qplloutclk_in	Common block output connections for cores in		
gt0_qplloutrefclklost_out	gt0_qplloutrefclklost_in	same Quad <sup>(1)</sup>		

#### Table 3-1: Shared Signals Connectivity



-	• • •		
From Instance Using Shared Logic in Core	To Instance Using Shared Logic in Example Design	Design Considerations	
GTP Transceiver Specific Signals			
gt0_pll0outclk_out gt0_pll0outclk_in			
gt0_pll0outrefclk_out	gt0_pll0outrefclk_in		
gt0_pll1outclk_out gt0_pll1outclk_in		Common block output connections for cores in	
gt0_pll1outrefclk_out gt0_pll1outrefclk_in		same Quad <sup>(1)</sup>	

#### Table 3-1: Shared Signals Connectivity (Cont'd)

#### Notes:

gt0\_pll0lock\_out

gt0\_pll0refclklost\_out

1. If instances are using more than one QUAD then an extra common block can be instantiated for each extra quad and connected to each core in that quad.

## **Transceiver Files**

#### Transceiver Wrapper

This device-specific transceiver wrapper is instantiated from the block-level HDL file of the example design and is described in the following files:

<project\_dir>/<project\_name>/<project\_name>.srcs/sources1/ip/<component\_name>/ synth/transceiver/<component\_name>\_transceiver.v[hd]

This file instances output source files from the transceiver wizard (used with Gigabit Ethernet 1000BASE-X or 2500BASE-X attributes).

#### Zynq-7000 and 7 Series Device Transceiver Wizard Files

gt0\_pll0lock\_in

gt0\_pll0refclklost\_in

For Zynq-7000 and 7 series devices, the transceiver wrapper file directly instantiates device-specific transceiver wrapper files created from the serial transceiver wizard. These files tie off (or leave unconnected) unused I/O for the transceiver and apply the 1000BASE-X or 2500BASE-X attributes. The files can be edited/tailored by re-running the wizard (see Regeneration of 7 Series/Zynq-7000 Transceiver Files) and swapping these files.

## Support Level

The following files describe the support level for the core. The files can be found in /synth directory if shared logic in core is selected or /example\_design/support if shared logic in the example design is selected.

```
/synth/<component_name>_support.v[hd] or
/example_design/support/<component_name>_support.v[hd]
```



The <component\_name>\_support module instantiates idelayctrl, clocking and reset modules.

```
/synth/<component_name>_idelayctrl.v[hd] or
/example_design/support/<component_name>_idelayctrl.v[hd]
/synth/<component_name>_clocking.v[hd] or
/example_design/support/<component_name>_clocking.v[hd]
/synth/<component_name>_resets.v[hd] or
/example_design/support/<component_name>_resets.v[hd]
```

## **Block Level**

The block level is designed so that it can be instantiated directly into your design and performs the following functions:

- Instantiates the core level HDL
- Instantiates shared logic if **Shared Logic in the Core** is selected (see Shared Logic for more information)
- Connects the physical-side interface of the core to a device-specific transceiver

# SGMII/Dynamic Switching with Transceivers

This section provides general guidelines for creating SGMII designs, and designs capable of switching between 1000BASE-X and SGMII standards (Dynamic Switching), using a device-specific transceiver. Throughout this section, any reference to SGMII also applies to the Dynamic Switching implementation. Dynamic Switching between 2500BASE-X and 2.5 G SGMII is not supported by the core.

For information about the SGMII example design see SGMII/Dynamic Switching Using a Transceiver Example Design.

## **Receive Elastic Buffer**

This section describes the two receive elastic buffer implementations; one implementation uses the buffer present in the device-specific transceivers, and the other uses a larger buffer, implemented in FPGA logic. If the latter option is selected, the buffer in the device-specific transceiver is bypassed in UltraScale and UltraScale+ families. For 7 series devices the buffer in the device-specific transceiver is not bypassed; however it is read using the recovered clock.

The receive elastic buffer if present (see Receive Elastic Buffer) is described in the following files:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
synth/transceiver/<component_name>_rx_elastic_buffer.v[hd]
```



If the transceiver buffer is bypassed, the buffer implemented in the FPGA logic is instantiated from within the transceiver wrapper. This alternative receive elastic buffer uses a single block RAM to create a buffer twice as large as the one present in the device-specific transceiver, and is able to cope with larger frame sizes before clock tolerances accumulate and result in an emptying or filling of the buffer.

## Selecting the Buffer Implementation from the Vivado Integrated Design Environment

The Vivado Integrated Design Environment (IDE) provides two SGMII capability options for 1G SGMII:

- 10/100/1000 Mb/s (clock tolerance compliant with Ethernet specification)
- 10/100/1000 Mb/s (restricted tolerance for clocks) or 100/1000 Mb/s

For 2.5G SGMII multiple speeds are not applicable.

The first option, 10/100/1000 Mb/s (clock tolerance compliant with Ethernet specification) is the default and provides the implementation using the receive elastic buffer in FPGA logic. This alternative receive elastic buffer uses a single block RAM to create a buffer twice as large as the one present in the device-specific transceiver, thus taking extra logic resources. However, this default mode is reliable for all implementations using standard Ethernet frame sizes. Further consideration must be made for jumbo frames.

The second option, 10/100/1000 Mb/s (restricted tolerance for clocks) or 100/1000 Mb/s, uses the receive elastic buffer present in the device-specific transceivers. This is half the size and can potentially underflow or overflow during SGMII frame reception at 10 Mb/s operation. However, there are logical implementations where this can be reliable and has the benefit of lower logic utilization.

## Requirement for the Receive Elastic Buffer

Figure 3-11 shows a simplified diagram of a common situation where the core, in SGMII mode, is interfaced to an external PHY device. Separate oscillator sources are used for the FPGA and the external PHY. The Ethernet specification uses clock sources with a tolerance of 100 ppm. In Figure 3-11, the clock source to the PHY is slightly faster than the clock source to the FPGA. For this reason, during frame reception, the receive elastic buffer (shown here as implemented in the device-specific transceiver) starts to fill.

Following frame reception, in the interframe gap period, idles are removed from the received data stream to return the receive elastic buffer to half-full occupancy. This is performed by the clock correction circuitry (see the device-specific transceiver user guide for the targeted device). The receive elastic buffer also performs clock correction on C1,C2 configuration code words received during auto-negotiation. This is similar to the way that clock correction is done on C1 in the transceiver elastic buffer.






Figure 3-11: SGMII Implementation Using Separate Clock Sources

Assuming separate clock sources, each of tolerance 100 ppm, the maximum frequency difference between the two devices can be 200 ppm. It can be shown that this translates into a full clock period difference every 5000 clock periods.

Relating this to an Ethernet frame, there is a single byte of difference for every 5000 bytes of received frame data, which causes the receive elastic buffer to either fill or empty by an occupancy of one.

The maximum Ethernet frame size (non-jumbo) is 1522 bytes for a Virtual Local Area Network (VLAN) frame.

- At 1 Gb/s operation, this translates into 1522 clock cycles.
- At 100 Mb/s operation, this translates into 15220 clock cycles (as each byte is repeated 10 times).
- At 10 Mb/s operation, this translates into 152200 clock cycles (as each byte is repeated 100 times).

Considering the 10 Mb/s case, you need 152200/5000 = 31 FIFO entries in the elastic buffer above and below the half way point to guarantee that the buffer does not under or overflow during frame reception. This assumes that frame reception begins when the buffer is exactly half full.

The size of the receive elastic buffer in the device-specific transceivers is 64 entries. However, you cannot assume that the buffer is exactly half full at the start of frame reception. Additionally, the underflow and overflow thresholds are not exact (see Appendix D, Receive Elastic Buffer Specifications for more information).

To guarantee reliable SGMII operation at 10 Mb/s (non-jumbo frames), the device-specific transceiver elastic buffer must be bypassed and a larger buffer implemented in the FPGA logic. The FPGA logic buffer, provided by the example design, is twice the size of the



device-specific transceiver alternative. This has been proven to cope with standard (none jumbo) Ethernet frames at all three SGMII speeds.

Appendix D, Receive Elastic Buffer Specifications provides further information about all receive elastic buffer used by the core. Information about the reception of jumbo frames is also provided.

#### Transceiver Receive Elastic Buffer

The elastic buffer in the device-specific transceiver can be used reliably when the following conditions are met:

- 10 Mb/s operation is not required. Both 1 Gb/s and 100 Mb/s operation can be guaranteed.
- When the clocks are closely related (see Closely Related Clock Sources).

If there is any doubt, select the FPGA logic receive elastic buffer implementation.

#### **Closely Related Clock Sources**

#### Case 1

Figure 3-12 shows a simplified diagram of a common situation where the core, in SGMII mode, is interfaced to an external PHY device. A common oscillator source is used for both the FPGA and the external PHY.




Figure 3-12: SGMII Implementation Using Shared Clock Sources

If the PHY device sources the receiver SGMII stream synchronously from the shared oscillator (check PHY data sheet), the device-specific transceiver receives data at exactly the same rate as that used by the core. The receive elastic buffer neither empties nor fills, having the same frequency clock on either side.



In this situation, the receive elastic buffer does not under or overflow, and the elastic buffer implementation in the device-specific transceiver should be used to save logic resources.

#### **Closely Related Clock Sources**

#### Case 2

Consider again the case shown in Figure 3-11 with the following exception; assume that the clock sources used are both 50 ppm. Now the maximum frequency difference between the two devices is 100 ppm. It can be shown that this translates into a full clock period difference every 10000 clock periods, resulting in a requirement for 16 FIFO entries above and below the half-full point. This provides reliable operation with the device-specific transceiver receive elastic buffers. Again, however, check the PHY data sheet to ensure that the PHY device sources the receiver SGMII stream synchronously to its reference oscillator.

#### Logic Using the Transceiver Receive Elastic Buffer

When the device-specific transceiver receive elastic buffer implementation is selected, the connections between the core and the device-specific transceiver as well as all clock circuitry in the system are identical to the 1000BASE-X implementation. For a detailed explanation, see 1000BASE-X or 2500BASE-X with Transceivers.

#### Transceiver Logic with the FPGA Logic Receive Elastic Buffer

The example design delivered with the core is shown in Figure 5-2. The block level is designed so to be instantiated directly into customer designs and connects the physical-side interface of the core to an UltraScale+™/UltraScale™, Virtex-7, Kintex-7, Artix-7 or Zynq-7000 device transceiver through the FPGA logic receive elastic buffer.

**Note:** The optional transceiver Control and Status ports are not shown here. These ports have been brought up to the <component\_name> module level.

## Transceiver Logic for 7 Series and Zynq-7000 Devices

The core is designed to integrate with 7 series and Zynq-7000 FPGA transceivers. The connections and logic required between the core and transceiver are shown in Figure 3-13 for Virtex-7. Kintex-7 and Zynq-7000 devices; the connections for Artix-7 devices are shown in Figure 3-14.

Figure 3-13 and Figure 3-14 show the connectivity of clocking logic with an encrypted core and transceiver channel. The internal signal names of the GT\_CHANNEL or the encrypted RTL might not exactly correspond to the block level port names. For connectivity purposes at the block level see Port Descriptions. For shared logic connectivity guidelines see Table 3-1. The clock buffer on RXOUTCLK in the diagrams is a part of the clocking logic shown below for simplification.

The 125 MHz differential reference clock is routed directly to the transceiver. The transceiver is configured to output 62.5 MHz (125 MHz for 2.5G) clock on the troutclk



port; this is then routed to an MMCM through a BUFG (global clock routing. From the MMCM, the clkout0 port (125 MHz for 1G and 312.5 MHz for 2.5G) is placed onto global clock routing and can be used as the 125/312.5 MHz clock source for all core logic.

From the MMCM, the clkout1 port (62.5 MHz for 1G and 156.25 MHz for 2.5G) is placed onto global clock routing and is input back into the transceiver on the user interface clock port txusrclk and txusrclk2. The clocking logic is included in a separate module <component\_name>\_clocking which is instantiated in the <component\_name>\_support module.

It can be seen from Figure 3-13/Figure 3-14 that the receive elastic buffer is implemented in the FPGA logic between the transceiver and the core; this replaces the receive elastic buffer in the transceiver.


This alternative receive elastic buffer uses a single block RAM to create a buffer twice as large as the one present in the transceiver. It is able to cope with larger frame sizes before clock tolerances accumulate and result in emptying or filling of the buffer. This is necessary to guarantee SGMII operation at 10 Mb/s where each frame size is effectively 100 times larger than the same frame would be at 1 Gb/s because each byte is repeated 100 times (see Using the Client-Side GMII for the SGMII Standard).

With this FPGA logic receive elastic buffer implementation, data is clocked out of the transceiver synchronously to **rxoutclk**. This clock can be placed on a BUFMR followed by a BUFR (Virtex-7 only) or a BUFG (Kintex-7, Artix-7and Zynq-7000) and is used to synchronize the transfer of data between the transceiver and the elastic buffer, as shown in Figure 3-13/Figure 3-14.

The two wrapper files around the GTX/GTH transceiver, gtwizard\_gt and gtwizard are generated from the 7 series FPGA transceiver wizard. These files apply all the Gigabit Ethernet attributes. Consequently, these files can be regenerated by customers. See Regeneration of 7 Series/Zynq-7000 Transceiver Files for more information.







\*\*GTHE2 is a Virtex-7 only transceiver

Figure 3-13: 1G SGMII Transceiver Connections (Virtex-7, Kintex-7, Zynq-7000)






Figure 3-14: 1G SGMII Transceiver Connections (Artix-7)

## Transceiver Logic For UltraScale+/UltraScale Devices

Figure 3-15 shows the connectivity of clocking logic with encrypted core and transceiver channel. The internal signal names of the GT\_CHANNEL or the encrypted RTL might not exactly correspond to the block level port names. For connectivity purposes at the block level see Port Descriptions. For shared logic connectivity guidelines see Table 3-1.



The clock buffer on RXOUTCLK in the diagrams is a part of the clocking logic shown below for simplification.

The differential reference clock selected through Vivado IDE is routed directly to the UltraScale+/UltraScale FPGA transceiver. The transceiver is configured to output a version of this clock (125 MHz for 1 G, 312.5 MHz for 2.5G) on the **txoutclk** port; **txoutclk** is then routed to a BUFG\_GT to generate **userclk** (62.5, 125MHz for 1G and 312.5, 156.25 MHz for 2.5G), **userclk2** (125 MHz for 1G, 312.5 MHz for 2.5G) and placed onto global clock routing. These clocks are input back into the transceiver on the user interface clock ports **usrclk** and **usrclk2**. The clocking logic is included in a separate module <**component\_name>\_clocking** which is instantiated in the <**component\_name>\_support** module.

Transceiver files are generated on runtime through UltraScale+/UltraScale gtwizard. See the *UltraScale Architecture GTH Transceivers Advance Specification User Guide* (UG576) [Ref 9], the *UltraScale Architecture GTY Transceivers User Guide* (UG578) [Ref 10], and the *UltraScale FPGAs Transceivers Wizard Product Guide* (PG182) [Ref 11] for details on the supporting logic and files generated.






Figure 3-15: 1G SGMII Transceiver Connections (UltraScale Architecture)

# Clock Sharing Across Multiple Cores with Transceivers and FPGA Logic Elastic Buffer

www.xilinx.com

One instance of the core is generated with the **Include Shared Logic in Core** option. This instance contains all the clocking logic that can be shared. The remaining instances can be generated using the **Include Shared Logic in Example Design** option. Clock frequencies specified in the diagrams are for 1G mode.




The clocking logic for **rxoutclk** can only be shared if it is known that the transceiver and core pairs across pcs-pma instances are synchronous. In this case the receive clock outputs of clocking module can be used.

Figure 3-16 shows sharing clock resources across two instantiations of the core for Virtex-7, Kintex-7 and Zynq-7000 device transceivers; Figure 3-17 shows the connections for Artix-7 devices. Table 3-1 shows example connections when connecting an instance generated with **Include Shared Logic in Core** to an instance generated using **Include Shared Logic in Example Design**. Additional cores can be added by continuing to instantiate extra block level modules and sharing the gtrefclk\_p and gtrefclk\_n differential clock pairs. See the 7 Series FPGAs GTX/GTH Transceivers User Guide (UG476) [Ref 7] or the 7 Series FPGAs GTX/GTH Transceivers User Guide (UG476).

To provide the FPGA logic clocks for all core instances, select a troutclk port from any transceiver and route this to a single MMCM. The clkout0 (125 MHz) and clkout1 (62.5 MHz) outputs from this MMCM, placed onto global clock routing using BUFGs, can be shared across all core instances and transceivers as shown.

Each transceiver and core pair instantiated has its own independent clock domains synchronous to **rxoutclk**. These are placed on BUFMR followed by regional clock routing using a BUFR and cannot normally be shared across multiple GTX/GTH transceivers.






Note: BUFG on RXOUTCLK can be shared across multiple instances depending on the system. \*For Virtex-7 devices, replace BUFG with a BUFMR followed by a BUFR. \*\*GTHE2 is a Virtex-7 only transceiver.

X21298-081318

#### Figure 3-16: Clock Management with Multiple Core Instances for SGMII (Virtex-7, Kintex-7, Zynq-7000)





Note: BUFG on RXOUTCLK can be shared across multiple instances depending on the system

X21299-081318

#### Figure 3-17: Clock Management with Multiple Core Instances for SGMII (Artix-7)






Figure 3-18: Clock Management with Multiple Core Instances for SGMII (UltraScale)



## **Transceiver Files**

#### Transceiver Wrapper

This device-specific transceiver wrapper is instantiated from the block-level HDL file of the example design and is described in the following files:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
synth/transceiver/<component_name>_transceiver.v[hd]
```

This file instances output source files from the transceiver wizard (used with Gigabit Ethernet 1000BASE-X attributes).

#### Zynq-7000 and 7 Series Device Transceiver Wizard Files

For Zynq-7000, Virtex-7, Kintex-7, and Artix-7 devices, the transceiver wrapper file directly instantiates device-specific transceiver wrapper files created from the serial transceiver wizard. These files tie off (or leave unconnected) unused I/O for the transceiver, and apply the 1000BASE-X attributes. The files can be edited/tailored by re-running the wizard (see Regeneration of 7 Series/Zynq-7000 Transceiver Files) and swapping these files.

## **Support Level**

The following files describe the block level for the core. The files can be found in /synth directory if shared logic in core is selected or /example\_design/support if shared logic in the example design is selected.

```
/synth/<component_name>_support.v[hd] or
/example_design/support/<component_name>_support.v[hd]
```

<component\_name>\_support module instantiates idelayctrl, clocking and reset modules.

```
/synth/<component_name>_idelayctrl.v[hd] or
/example_design/support/<component_name>_idelayctrl.v[hd]
/synth/<component_name>_clocking.v[hd] or
/example_design/support/<component_name>_clocking.v[hd]
/synth/<component_name>_resets.v[hd] or
/example_design/support/<component_name>_resets.v[hd]
```

## **Block Level**

The block level is designed so that it can be instantiated directly into your design and performs the following functions:

- Instantiates the core level HDL
- Instantiates shared logic if shared logic in the core is selected (see Shared Logic for more information)



- Connects the core physical-side interface to a device-specific transceiver
- An SGMII adaptation module containing:
  - The clock management logic required to enable the SGMII example design to operate at 10 Mb/s, 100 Mb/s, and 1 Gb/s.
  - GMII logic for both transmitter and receiver paths; the GMII style 8-bit interface is run at 125 MHz for 1 Gb/s operation; 12.5 MHz for 100 Mb/s operation; 1.25 MHz for 10 Mb/s operation.

## **SGMII Adaptation Module**

The SGMII Adaptation Module is described in the following files:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/<component_name>/synth/sgmii_adapt/
<component_name>sgmii_adapt.v[hd]
<component_name>clk_gen.v[hd]
<component_name>johnson_cntr.v[hd]
<component_name>tx_rate_adapt.v[hd]
<component_name>rx_rate_adapt.v[hd]
```

The GMII of the core always operates at 125 MHz. The core makes no differentiation between the three speeds of operation; it always effectively operates at 1 Gb/s. However, at 100 Mb/s, every data byte run through the core should be repeated 10 times to achieve the required bit rate; at 10 Mb/s, each data byte run through the core should be repeated 100 times to achieve the required bit rate. Dealing with this repetition of bytes is the function of the SGMII adaptation module and its component blocks.

The SGMII adaptation module and component blocks are described in detail in the Chapter 3, Additional Client-Side SGMII Logic.

# Synchronous SGMII over LVDS

This section provides the guidelines for creating SGMII interfaces using Zynq-7000, 7 series, and UltraScale devices. 2.5G SGMII is not supported for the LVDS physical interface.

## 7 Series and Zynq-7000 Device LVDS

This section provides guidelines for creating synchronous SGMII designs using Zynq-7000 and 7 series device LVDS. Supported devices are shown in Table 3-2. This mode enables direct connection to external PHY devices without the use of an FPGA transceiver. An example implementation is shown in Figure 3-19.






Family	Supported Devices	
Zynq-7000	-2 speed grade or faster for XC7Z010/20 devices and -1 speed grade or faster for XC7Z030/45/100 devices	
Virtex-7	-2 speed grade or faster for devices with HR Banks or -1 speed grade or faster for devices with HP banks	
Kintex-7	-2 speed grade or faster for devices with HR Banks or -1 speed grade or faster for devices with HP banks	
Artix-7, Spartan-7	-2 speed grade or faster	

Table 3-2: Devices Supporting SGMII over LVDS

For information about the SGMII over LVDS example design see Synchronous SGMII over LVDS Example Design.

A detailed understanding of 7 series FPGA Clocking Resources and SelectIO Resources is useful to understand the core operation. See the 7 Series FPGAs SelectIO Resources User Guide (UG471) [Ref 2] and 7 Series FPGA Clocking Resources User Guide (UG472) [Ref 12].





#### **Design Requirements**

Timing closure of this interface is challenging; perform the steps described in Layout and Placement.



#### SGMII Only

The interface implemented using this method supports SGMII between the FPGA and an external PHY device; the interface cannot directly support 1000BASE-X.

### SGMII LVDS Clocking Logic


The SGMII LVDS solution is a synchronous implementation where an external clock is provided to the design. In the example design this clock is assumed to be a 125 MHz differential clock.

This 125 MHz differential clock is fed to IBUFDS and the output drives the input of MMCM. The MMCM is used to generate multiple clocks of 208, 625, 125, and 104 MHz. The clocking logic is included in a separate module <component\_name>\_clocking which is instantiated in the <component\_name>\_support module.


The 208 MHz clock from MMCM is given to the IDELAYCTRL module which calibrates IDELAY and ODELAY using the user-supplied REFCLK. The system clock of 200 MHz can also be used as a clock input to IDELAYCTRL module instead of the 208 MHz MMCM output clock. See details about IDELAYCTRL in the *7 Series FPGAs SelectIO Resources User Guide* (UG471) [Ref 2].

Typical usage of synchronous LVDS solution involves multiple instances of the LVDS solution with a single clocking block. One instance of the core is generated with the **Include Shared Logic in Core** option. This instance contains all the clocking logic that can be shared. The remaining instances can be generated using the **Include Shared Logic in Example Design** option. Figure 3-20 shows the clocking logic. Table 3-3 lists the clocks in the design and their description.









X22819-043019





Important notes relating to Figure 3-20 and Figure 3-21:

- The 125 MHz clock output from IBUFDS that is routed to the **clkin1** pin of the MMCM should enter the FPGA on a global clock pin. This enables the clock signal to be routed to the device MMCM module using dedicated clock routing. The clock source should conform to Ethernet specifications (100 ppm accuracy).
- Figure 3-21 shows that a BUFIO can be used for the 625 MHz clock and a BUFR for the other three MMCM clock outputs. BUFR DIVIDE should be used to divide the MMCM output clock down from 625 MHz for clk125, clk104, and clk208 to keep clock skew low.
- A BUFH can also be used on all four MMCM clock outputs in Figure 3-20. IDELAYCTRL reference clock cannot be fed from the MMCM output with the BUFH if IDELAYs need to span multiple clock regions.
- The OSERDES primitives used by the LVDS transceiver must use a 625 MHz clock source to provide the cleanest possible serial output. This necessitates that the Output Serializer/Deserializer (OSERDES) parallel clock (clkdiv) must be provided from a 208 MHz clock buffer that is derived from the same MMCM or PLL. This requirement is used to satisfy the parallel to serial clock phase relationships within the OSERDES primitives.

See the 7 Series FPGAs SelectIO Resources User Guide (UG471) [Ref 2] and 7 Series FPGA Clocking Resources User Guide (UG472) [Ref 12].

• An IDELAY Controller module is provided in the Example Design module for use with the IDELAYs required on the receiver input serial path. This is provided with a 208 MHz clock source from MMCM. The 200 MHz system clock can also be used instead of the 208 MHz clock from MMCM.

Clock	Input/Generated/Output	Description
refclk125_p	Differential input clock	Differential clock input to FPGA, synchronous to the incoming serial data.
refclk125_n	Differential input clock	Differential clock input to FPGA, synchronous to the incoming serial data.
clk125_ibuf	125 MHz input clock	Clock derived from incoming differential clock by IBUFGDS.This is the input clock for MMCM.
sgmii_clk	Output Clock to MAC	Clock for client MAC. This clock is derived from sgmii_clk_r and sgmii_clk_f using ODDR primitive.
clk104	Generated by MMCM/BUFR	This clock is used in eye monitor and phy calibration modules to process 12-bit wide data.

Table 3-3 provides a description of the core clocks.

Table 3-3: De	esign Clocks
---------------	--------------



#### Table 3-3: Design Clocks (Cont'd)

Clock	Input/Generated/Output	Description
clk208	Generated by MMCM/BUFR	On transmitter path OSERDES takes 6-bit parallel data at this frequency and converts it to serial data.Similarly on receiver path ISERDES converts serial data into 6 bit parallel data at 208 MHz.Later 6 bit data is converted into 10-bit data through gearbox. Clock also drives the IDELAYCTRL primitive.
clk625	Generated by MMCM	Used by ISERDES and OSERDES modules for input data sampling and parallel to serial conversion respectively.
clk125	Generated by MMCM/BUFR	Used inside the design as main clock. The PCS/PMA core and SGMII adaptation modules work at this clock.
sgmii_clk_r	Generated in SGMII adapter	125 MHz or 12.5 MHz or 1.25 MHz depending on data rate.
sgmii_clk_f	Generated in SGMII adapter	125 MHz or 12.5 MHz or 1.25 MHz depending on data rate.

#### Layout and Placement

A hands-on approach is required for placing this design. The steps provided are a useful guide, but other knowledge is assumed. To aid with these guidelines in this mode, see the 7 Series FPGAs SelectIO Resources User Guide (UG471) [Ref 2] and 7 Series FPGA Clocking Resources User Guide (UG472) [Ref 12]. A working knowledge of the Xilinx Vivado Design Suite is also useful to locate particular clock buffers and slices.

Use the following guidelines:

- Select an I/O Bank in your chosen device for use with for your transmitter and receiver SGMII ports; see SGMII LVDS Clocking Logic.
- A single IDELAYCTRL is instantiated by the Block Level for use with a single I/O Bank. This primitive needs to be associated with the various IODELAYE2 elements used in that I/O Bank.

The following XDC syntax achieves this in the example design provided for the Kintex-7 device XC7K325T:

```
set_property PACKAGE_PIN AD12 [get_ports refclk125_p]
set_property PACKAGE_PIN AD11 [get_ports refclk125_n]
set_property IOSTANDARD LVDS [get_ports refclk125_p]
set_property IOSTANDARD LVCMOS18 [get_ports reset]
set_property PACKAGE_PIN Y29 [get_ports reset]
set_property PACKAGE_PIN Y23 [get_ports rxp]
set_property PACKAGE_PIN Y24 [get_ports rxn]
set_property IOSTANDARD LVDS_25 [get_ports rxn]
```



```
set_property IOSTANDARD LVDS_25 [get_ports rxp]
```

set\_property PACKAGE\_PIN L25 [get\_ports txp]
set\_property PACKAGE\_PIN K25 [get\_ports txn]
set\_property IOSTANDARD LVDS\_25 [get\_ports txn]
set\_property IOSTANDARD LVDS\_25 [get\_ports txp]

#### LVDS Transceiver for 7 Series and Zynq-7000 Devices

The LVDS transceiver block fully replaces the functionality otherwise provided by a 7 series device transceiver. This is only possible at a serial line rate of 1.25 Gb/s. Figure 3-22 shows a block diagram of the LVDS transceiver for Zynq-7000 and 7 series devices. This is split up into several sub-blocks which are described in further detail in the following sections.

On the transmitter path, data sourced by the core netlist is routed through the 8B/10B Encoder to translate the 8-bit code groups into 10-bit data. The 10-bit data is then passed through the 10B6B Gearbox and the parallel data is then clocked out serially at a line rate of 1.25 Gb/s.

The receiver path has additional complexity. Serial data received at 1.25 Gb/s is routed in parallel to two IODELAYs and ISERDES. Logic is provided to find the correct sampling point in the eye monitor and Phy calibration blocks.

The 6-bit parallel data is fed to the 6B10B gearbox which converts it into 10-bit parallel data. Having recovered parallel data from the serial stream, the Comma Alignment module, next on the receiver path, detects specific 8B/10B bit patterns (commas) and uses these to realign the 10-bit parallel data to contain unique 8B/10B code groups. These code groups are then routed through the 8B/10B Decoder module to obtain the unencoded 8-bit code groups that the core netlist can accept.








Figure 3-22: LVDS Transceiver Block Level for 7 Series and Zynq-7000 Devices

The following files describe the top level of the hierarchal levels of the LVDS transceiver:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
synth/lvds_transceiver/<component_name>_lvds_transceiver.v[hd]
```

#### 8B/10B Encoder

The implemented 8B/10B coding scheme is an industry standard, DC-balanced, byte-oriented transmission code ideally suited for high-speed local area networks and serial data links. As such, the coding scheme is used in several networking standards, including Ethernet. The 8B/10B Encoder block is taken from Xilinx Application Note, *Parameterizable 8B/10B Encoder* (XAPP1122) [Ref 13] provides two possible approaches: a choice of a block RAM-based implementation or a LUT-based implementation. The SGMII LVDS example design uses the LUT-based implementation, but XAPP1122 can be used to swap this for the block RAM-based approach if this better suits device logic resources.

The following files describe the 8B/10B Encoder:

#### **OSERDES**

The OSERDES primitive (actually a MASTER-SLAVE pair of primitives) is used in a standard mode; 6-bit input parallel data synchronous to a 208 MHz global clock buffer source (BUFG) is clocked into the OSERDES. Internally within the OSERDES, the data is serialized and output at a rate of 1.25 Gb/s. The clock source used for the serial data is a 625 MHz clock source using a BUFG global clock buffer at double data rate.



- The 625 MHz BUFG and 208 MHz BUFG clocks for serial and parallel data are both derived from the same MMCM so there is no frequency drift.
- The use of the BUFG global clock buffer for the parallel clock is a requirement of the OSERDES; when using a BUFG clock for serial data, a BUFG clock source, derived from the same MMCM source, must be used for the parallel data to satisfy clock phase alignment constraints within the OSERDES primitives.

#### Gearbox 10b6b

This module is used to convert 10-bit data at 125 MHz to 6-bit data at 208 MHz. This data is then given to OSERDES for serialization.

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
synth/lvds_transceiver/<component_name>_gearbox_10b_6b.v[hd]
```

#### **IODELAYs and ISERDES**

This logic along with eye monitor and PHY calibration is used to convert incoming serial data into 6 bit parallel data. See IODELAYs and ISERDES in the 7 Series FPGAs SelectIO Resources User Guide (UG471) [Ref 2] for more information on these primitives.

#### **Eye Monitor and PHY Calibration**

Both these modules have state machines and work in conjunction to find the right sampling point for receive data coming from ISERDES. These modules work on 12-bit wide data at 104 MHz frequency. This data is the 6-bit parallel data (at 208 MHz) sampled at 104 MHz. Eye monitor monitors the N-node IDELAY to determine the margin of current P-node (data) IDELAY tap value.

The following file describes the eye monitor functionality:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
synth/lvds_transceiver/<component_name>_sgmii_eye_monitor.v[hd]
```

PHY calibration module uses the eye monitor block to determine the optimal RX-data IDELAY sampling point. The following file describes the PHY calibration functionality:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/
<component_name>/synth/lvds_transceiver/<component_name>_sgmii_phy_calibration.v[hd]
```

#### Gearbox 6b10b

This module is used to convert 6-bit data recovered from ISERDES at 208 MHz to 10-bit data at 125 MHz to be used by Comma Alignment and 8B/10B Decoder modules. Also it implements bitslip logic based on input from comma alignment module.

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/synth
/lvds_transceiver/<component_name>_gearbox_6b_10b.v[hd]
```



#### **Comma Alignment**

Data received by comma alignment block is in parallel form, but the bits of the parallel bus have not been aligned into correct 10-bit word boundaries. By detecting a unique 7-bit serial sequence known as a 'comma' (however the commas can fall across the 10-bit parallel words), the comma alignment logic controls bit shifting of the data so as to provide correct alignment to the data leaving the module.

The bitslip input of the gearbox\_6b\_10b is driven by the comma alignment module state machine, so the actual bit shift logic is performed by the gearbox\_6b\_10b. In 8B/10B encoding, both +ve and -ve bit sequences exist for each defined code group. The comma alignment logic is able to detect and control realignment on both +ve and -ve comma versions.

The following files describe the Comma Alignment block:

<project\_dir>/<project\_name>/<project\_name>.srcs/sources1/ip/<component\_name>/ synth/lvds\_transceiver/<component\_name>\_sgmii\_comma\_alignment.v[hd]

#### 8B/10B Decoder

The implemented 8B/10B coding scheme is an industry-standard, DC-balanced, byte-oriented transmission code ideally suited for high-speed local area networks and serial data links. As such, the coding scheme is used in several networking standards, including Ethernet. The 8B/10B Decoder block is taken from Xilinx Application Note, *Parameterizable 8B/10B Encoder* (XAPP1122) [Ref 13] provides two possible approaches: a choice of a block RAM-based implementation or a LUT-based implementation.

The SGMII LVDS example design uses the LUT-based implementation, but XAPP1112 can be used to swap this for the block RAM-based approach if this better suits device logic resources.

The following files describe the 8B/10B Decoder:

#### **GPIO SGMII TOP**

This module is a hierarchical top including the eye monitor, PHY calibration modules, and the SGMII PHY IOB functionality. See Figure 3-22 for a detailed block diagram for LVDS transceiver.

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
synth/lvds_transceiver/<component_name>_gpio_sgmii_top.v[hd]
```





### **SGMII PHY IOB**

This module is a hierarchical top including the ISERDES, OSERDES, and IDELAY modules. See Figure 3-22 for a detailed block diagram for LVDS transceiver.

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/synth
/lvds_transceiver/<component_name>_sgmii_phy_iob.v[hd]
```

# UltraScale Device LVDS

This section provides general guidelines for creating synchronous SGMII designs using the UltraScale device LVDS. This enables direct connection to external PHY devices without the use of an FPGA transceiver.

To benefit from a detailed understanding of UltraScale clocking resources and SelectIO Resources, see *UltraScale Architecture SelectIO Resources User Guide* (UG571) [Ref 3] and *UltraScale Architecture Clocking Resources User Guide* (UG572) [Ref 14].

#### **Design Requirements**

#### SGMII Only

The interface implemented using this method supports SGMII between the FPGA and an external PHY device; the interface cannot directly support 1000BASE-X.

#### **Supported Devices**

See the performance characteristics of the I/O banks of the UltraScale device in the device data sheet. Any I/O supporting a maximum 1.25 Gb/s should support this feature.

## SGMII LVDS Clocking Logic

The SGMII LVDS solution is a synchronous implementation where an external clock is provided to the design. In the example design this clock is assumed to be a 125 MHz differential clock. Clocking logic is similar to 7 series implementation.

The differences in clocking logic compared to 7 series implementation follow:

- Internal clocks generated by the MMCM, Clk208 and Clk104 are not required by the UltraScale device implementation of SGMII over LVDS design.
- An additional clock Clk312 (312.5 MHz) generated internally by the MMCM is required by the UltraScale device implementation of SGMII over LVDS design.

## Layout and Placement

A hands-on approach is required for placing this design. The steps provided are a useful guide, but other knowledge is assumed. To aid with these guidelines in this mode, see the



UltraScale Architecture SelectIO Resources User Guide (UG571) [Ref 3] and UltraScale Architecture Clocking Resources User Guide (UG572) [Ref 14].

Use the following guidelines:

- Select an I/O Bank in your chosen device for use with for your transmitter and receiver SGMII ports; see SGMII LVDS Clocking Logic.
- A single IDELAYCTRL is instantiated by the block level for use with a single I/O Bank. This primitive needs to be associated with the various IODELAYE3 elements used in that I/O Bank.


*Note:* The design contains a cascade of delay elements IDELAY (idelay\_cal) and ODELAY used for delay calibration. Ensure that you place these delay elements carefully when pin planning.

*Note:* In the example design constraint file (XDC), replace the example LOC placement constraint with the placement constraint relevant to your implementation.

## Synchronous SGMII LVDS Transceiver for UltraScale Devices

The LVDS transceiver block fully replaces the functionality otherwise provided by an UltraScale device transceiver. This is only possible at a serial line rate of 1.25 Gb/s. The LVDS is split up into several sub-blocks which are described in further detail in the following sections.

Figure 3-23 shows a block diagram of the synchronous LVDS transceiver for UltraScale devices. This is split up into several sub-blocks which are described in further detail in the following sections.



X22820-043019

Figure 3-23: LVDS Transceiver Block Level for UltraScale Devices

**1G/2.5G PCS/PMA or SGMII v16.1** PG047 May 22, 2019



On the transmitter path, data sourced by the core netlist is routed through the 8B/10B Encoder to translate the 8-bit code groups into 10-bit data. The 10-bit data is then passed through the 10B4B Gearbox and the 4-bit parallel data is then clocked out serially at a line rate of 1.25 Gb/s.

The receiver path has additional complexity. Serial data received at 1.25 Gb/s is routed in parallel to two IODELAYE3 and ISERDESE3. The LVDS transceiver block uses the UltraScale device OSERDESE3, IODELAYE3s and ISERDESE3 elements. See the *UltraScale Architecture SelectIO Resources User Guide* (UG571) [Ref 3] for a description of these elements. Logic is provided to find the correct sampling point in the delay controller block.

Then parallel data is fed to the 4B10B gearbox which converts it into 10-bit parallel data. Having recovered parallel data from the serial stream, comma alignment and detection is done on the parallel data. Receiver uses these to realign the 10-bit parallel data to contain unique 8B/10B code groups. These code groups are then routed through the 8B/10B Decoder module to obtain the unencoded 8-bit code groups that the core netlist can accept.

The following files describe the top level of the hierarchal levels of the LVDS transceiver:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
synth/sgmii_lvds_transceiver/<component_name>_lvds_transceiver_ser8.v
```

*Note:* Transceiver functionality is implemented only in Verilog except for the 8B/10B encoder and 10B/8B decoder modules which are project setting specific.

#### **Delay Controller**

This module controls delays on a per bit basis, It controls the delay values for IDELAYE3s and hence the sampling point for incoming receive data.

The following file describes the delay controller:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
synth/sgmii_lvds_transceiver/<component_name>_delay_controller_wrap.v
```

#### Serdes\_1\_to\_10\_ser8

This module converts 1-bit serial data to 10-bits parallel data. It instantiates the I/O logic cells (IDELAYE3, ISERDES), delay controller and 4-bit to 10-bit gearbox functionality.

The following file describes the serdes 1 to 10 logic:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
synth/sgmii_lvds_transceiver/<component_name>_serdes_1_to_10_ser8.v
```

#### Serdes\_10\_to\_1\_ser8

This module converts 10-bit parallel data to 1-bit serial data. It instantiates the I/O logic cells (ODELAYE3, OSERDES) and 10-bit to 4-bit gearbox functionality.



The following file describes the serdes 10 to 1 logic:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
synth/sgmii_lvds_transceiver/
<component_name>_serdes_10_to_1_ser8.v
```

#### Gearbox\_10\_to\_4\_ser8

Converts 10-bit data clocked at 125 MHz to 4-bits data clocked at 312.5 MHz. This 4-bit parallel data is then presented to OSERDES which converts it into serial stream of 1.25 Gb/s.

The following file describes the gearbox 10 to 4 bit logic:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
synth/sgmii_lvds_transceiver/
<component_name>_gearbox_10_to_4.v
```

#### Gearbox\_4\_to\_10\_ser8

Converts 4-bit data clocked at 312.5 MHz from ISERDES to 10-bit parallel data clocked at 125 MHz. This data is then presented to the 10b/8b decoder.

The following file describes the gearbox 4 to 10 bit logic:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
synth/sgmii_lvds_transceiver/
<component_name>_gearbox_4_to_10.v
```

# **SGMII Adaptation Module**

The SGMII Adaptation Module is described in the following files:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
synth/sgmii_adapt/
<component_name>_sgmii_adapt.v[hd]
<component_name>_clk_gen.v[hd]
<component_name>_johnson_cntr.v[hd]
<component_name>_tx_rate_adapt.v[hd]
<component_name>_rx_rate_adapt.v[hd]
```

The GMII of the core always operates at 125 MHz. The core does not differentiate between the three speeds of operation; it always effectively operates at 1 Gb/s. However, at 100 Mb/s, every data byte run through the core should be repeated 10 times to achieve the required bit rate; at 10 Mb/s, each data byte run through the core should be repeated 100 times to achieve the required bit rate. Dealing with this repetition of bytes is the function of the SGMII adaptation module and its component blocks. The SGMII adaptation module and component blocks are described in detail in the Additional Client-Side SGMII Logic.





# Support Level

The following files describe the support level for the core. The files can be found in /synth directory if shared logic in core is selected or /example\_design/support if shared logic in example design is selected.

```
/synth/<component_name>_support.v[hd] or
/example_design/support/<component_name>_support.v[hd]
```

The <component\_name>\_support module instantiates idelayctrl, clocking and reset modules.

```
/synth/<component_name>_idelayctrl.v[hd] or
/example_design/support/<component_name>_idelayctrl.v[hd]
/synth/<component_name>_clocking.v[hd] or
/example_design/support/<component_name>_clocking.v[hd]
/synth/<component_name>_resets.v[hd] or
/example_design/support/<component_name>_resets.v[hd]
```

# **Block Level**

The block level connects together all of the components for a single SGMII port. These are:

- A core netlist (introduced in 1G/2.5G Ethernet PCS/PMA or SGMII Using a Device-Specific Transceiver in Chapter 1).
- The Synchronous SGMII LVDS Transceiver for UltraScale Devices, connected to the PHY side of the core netlist, to perform the SerDes functionality using the Synchronous LVDS Method. Containing:
  - Functionality for I/O functionality and gearbox modules in transmit and receive path for data width conversion.
  - Functionality to find the right sampling point using eye monitor and phy calibration modules.
- The SGMII Adaptation Module top level, connected to the Ethernet MAC (GMII) side of the core netlist, containing:
  - The clock management logic required to enable the SGMII example design to operate at 10 Mb/s, 100 Mb/s, and 1 Gb/s.
  - GMII logic for both transmitter and receiver paths; the GMII style 8-bit interface is run at 125 MHz for 1 Gb/s operation; 12.5 MHz for 100 Mb/s operation; 1.25 MHz for 10 Mb/s operation.





# Asynchronous 1000BASE-X/SGMII over LVDS

This section provides the guidelines for creating asynchronous 1000BASE-X/SGMII interfaces using UltraScale/UltraScale+ device LVDS. This mode enables direct connection to external PHY devices without the use of an FPGA transceiver. 2.5G SGMII/2.5G BASE-X is not supported for the LVDS physical interface.



**IMPORTANT:** The Asynchronous 1000BASE-X/SGMII over LVDS implementation can fully support synchronous SGMII interfaces.

In UltraScale devices, for the SGMII interface, an option is provided to choose between Synchronous SGMII over LVDS and Asynchronous SGMII over LVDS using the parameter, EnableAsyncSGMII.

The synchronous SGMII over LVDS solution uses component mode I/Os such as ISERDES, OSERDES, IDELAY, ODELAY components whereas the asynchronous implementation uses native mode HSSIO components such as BITSLICE and BITSLICE\_CONTROL.

# **Design Requirements**

Timing closure of this interface can be challenging; perform the steps described in Layout and Placement.

# Asynchronous LVDS Clocking and Reset Logic

The asynchronous LVDS solution is an implementation where an external clock is provided to the design. This clock can be asynchronous to the incoming data stream within the limits specified in the Ethernet specifications. This 625 MHz differential clock is fed to an IBUFDS and the output drives the input of two PLLs. When implementing synchronous SGMII interfaces using this solution, the reference clock is user-selectable.


A PLL is used to generate multiple clocks at 312.5,125 MHz along with the 625,1250 MHz tx\_pll\_clock and rx\_pll\_clock driven to TX\_BITSLICE\_CONTROL and RX\_BITSLICE\_CONTROL. The clocking and reset logic is included in a separate module <component\_name>\_clock\_reset which is instantiated in the <component\_name>\_support module.

The core supports up to three instances of PCS/PMA lanes within a single BYTE\_GROUP. The core can be extrapolated to the full bank using multiple instances (up to four for an I/O bank) of three lane core instances. However one differential pair of clocks is required to drive the PLLs in the bank. This limits the maximum number of Ethernet links in an I/O bank to 11. This is shown in Figure 3-24.

www.xilinx.com

114





*Figure 3-24:* Multi-Lane Asynchronous LVDS Core in a Full-Bank Design

Typical use of the asynchronous LVDS solution involves multiple instances of the LVDS solution with a single clocking block. One instance of the core is generated with the **Include Shared Logic in Core** option. This instance contains all the clocking and reset logic that can be shared. The remaining instances can be generated using the **Include Shared Logic in Example Design** option.

The reset logic contains the reset sequence required in native I/O mode. The reset sequence is used to calibrate the delays and provides the **rx\_bt\_val** value to the core logic. This value is used to calculate the number of taps required to maintain a relative difference of 400 ps between two RX\_BITSLICEs.



# Clock Sharing Across Multiple Cores with Asynchronous LVDS Transceiver

One instance of the core is generated with the **Include Shared Logic in Core** option. This instance contains all the clocking logic that can be shared. The remaining instances can be generated using the **Include Shared Logic in Example Design** option. Figure 3-25 shows sharing clock resources across three instantiations of the core. This can be extrapolated to a maximum of four instances within the same bank.




Figure 3-25: Clock Sharing Across Three Core Instantiations

# Layout and Placement

The steps provided are a useful guide, but additional knowledge is assumed. To help with the guidelines in this mode, see the *UltraScale Architecture SelectIO Resources User Guide* (UG571) [Ref 3]. A working knowledge of the Xilinx Vivado Design Suite is also useful to locate particular clock buffers and slices.



Use the following guidelines:

- All the transmitter and receiver lanes should be within the same BYTE\_GROUP.
- All transmitter lanes should be within one nibble and receiver lanes should be within another nibble within the same byte group.
- Nibble selection and placement selection for lanes of the transmitter and receiver must match the Vivado IDE selection of placement constraints.
- The following I/O constraints related to EQUALIZATION, DQS\_BIAS, DIFF\_TERM, PRE\_EMPHASIS must be set appropriately for your application:

**Receiver Pins** 

#IO standard has to be LVDS
set\_property IOSTANDARD LVDS [get\_ports rxn]
set\_property IOSTANDARD LVDS [get\_ports rxp]
# Equalization can be set to EQ\_LEVEL0-4 based on the loss in the channel. EQ\_NONE
is #an invalid option
set\_property EQUALIZATION EQ\_LEVEL0 [get\_ports rxn]
set\_property EQUALIZATION EQ\_LEVEL0 [get\_ports rxp]
#DQS\_BIAS is to be set to TRUE if internal DC biasing is used - this is recommended.
#If the signal is biased externally on the board, should be set to FALSE
set\_property DQS\_BIAS TRUE [get\_ports rxn]
set\_property DQS\_BIAS TRUE [get\_ports rxp]
#DIFF\_TERM is to be set to TERM\_100 if internal Diff term is used - this is
#recommended. If differential termination is external on the board, should be set to
#TERM\_NONE
set\_property DIFF\_TERM\_ADV TERM\_100 [get\_ports rxn]

set\_property DIFF\_TERM\_ADV TERM\_100 [get\_ports rxp]

**Transmit Pins** 

#LVDS\_PRE\_EMPHASIS can be set to TRUE/FALSE based on loss in the line if pre-emphasis #is desired or not. Note, if PRE -emphasis is desired, ENABLE\_PRE\_EMPHASIS attribute #in TXBITSLICE needs to be set to TRUE as well.

set\_property LVDS\_PRE\_EMPHASIS FALSE [get\_ports txn]
set\_property LVDS\_PRE\_EMPHASIS FALSE [get\_ports txp]
#IO standard has to be LVDS
set\_property IOSTANDARD LVDS [get\_ports txn]
set\_property IOSTANDARD LVDS [get\_ports txp]

#### Lane Placement Parameters

1. **NumOfLanes**: Number of PCS/PMA lanes to generate. This is applicable only for asynchronous 1000BASE-X/SGMII over LVDS.



2. **TxLane0\_Placement**: This is the location of txp\_0/txn\_0 within TxNibble. Valid values are:

**DIFF\_PAIR\_0** (indicates bitslice0 and bitslice1 to be used for the first lane)

**DIFF\_PAIR\_1** (indicates bitslice2 and bitslice3 to be used for the first lane)

**DIFF\_PAIR\_2** (indicates bitslice4 and bitslice5 to be used for the first lane)

3. **TxLane1\_Placement**: This is the location of txp\_1/txn\_1 within TxNibble (if Number\_of\_Lanes is greater than 1). Valid values are:

**DIFF\_PAIR\_0** (indicates bitslice0 and bitslice1 to be used for the second lane)

**DIFF\_PAIR\_1** (indicates bitslice2 and bitslice3 to be used for the second lane)

**DIFF\_PAIR\_2** (indicates bitslice4 and bitslice5 to be used for the second lane)

For the third lane the placement not selected for Lane 0 and Lane 1 is chosen.

4. **RxLane0\_Placement**: This is the location of rxp\_0/rxn\_0 within RxNibble. Valid values are:

DIFF\_PAIR\_0 (indicates bitslice0 and bitslice1 to be used for the first lane)

**DIFF\_PAIR\_1** (indicates bitslice2 and bitslice3 to be used for the first lane)

DIFF\_PAIR\_2 (indicates bitslice4 and bitslice5 to be used for the first lane)

5. **RxLane1\_Placement**: This is the location of rxp\_1/rxn\_1 within RxNibble (if Number\_of\_Lanes is greater than 1). Valid values are:

**DIFF\_PAIR\_0** (indicates bitslice0 and bitslice1 to be used for the second lane)

DIFF\_PAIR\_1 (indicates bitslice2 and bitslice3 to be used for the second lane)

**DIFF\_PAIR\_2** (indicates bitslice4 and bitslice5 to be used for the second lane)

For third lane the placement not selected for Lane 0 and Lane 1 would be chosen.

6. InstantiateBitslice0: This is an indication to the logic to instantiate a Dummy BITSLICE0.

If TRUE, then the core logic handles BITSLICE0 insertion. If BITSLICE0 insertion is required a dummy BITSLICE0 is instantiated, and a dummy\_port\_in appears at the top level (depending on the RxNibbleBitslice0Used value). The dummy\_port\_in needs to be connected at the top level and the pin LOC'ed at the appropriate BITSLICE0 location.

If FALSE, the IP logic does not instantiate BITSLICE0.

Valid Values: TRUE/FALSE

*Note:* BITSLICE0 instantiation is necessary in RxNibble if the pin is not used as per native mode use guidelines.



7. **RxNibbleBitslice0Used**: This is an indication to the core if the BITSLICE0 of RX\_NIBBLE is used as the reference clock. This is enabled only when InstantiateBitslice0 is enabled.

If TRUE, the clock pins should be connected at the corresponding BITSLICE0 location. Internal logic connects the clock to the BITSLICE0 input. However when **Include Shared Logic in Example Design** is selected the dummy\_port\_in should be connected to a single ended clock.

If FALSE, BITSLICEO is not used as a clock. Logic instantiates BITSLICEO based on the InstantiateBitsliceO value.

Valid Values: TRUE/FALSE

8. **Tx\_In\_Upper\_Nibble**: Indicates whether the TX is in the upper or lower nibble, If Tx\_In\_Upper\_Nibble=0 this means that the RX is in the upper nibble and the TX is in lower nibble and vice versa.

Valid Values: 0/1



**IMPORTANT:** Ensure that you strictly adhere to the core constraints during core generation.

## Asynchronous LVDS Transceiver for UltraScale and UltraScale+ Devices

The LVDS transceiver block fully replaces the functionality otherwise provided by the device transceiver. This is only possible at a serial line rate of 1.25 Gb/s. Figure 3-26 shows a block diagram of the asynchronous LVDS transceiver for UltraScale and UltraScale+ devices. This is split up into several sub-blocks which are described in further detail in the following sections.






Figure 3-26: Asynchronous LVDS Transceiver Block

On the transmitter path, data sourced by the core netlist is routed through the 8B/10B Encoder to translate the 8-bit code groups into 10-bit data. The 10-bit data is then passed through the 10B8B Gearbox and the parallel data is then clocked out serially at a line rate of 1.25 Gb/s.

The receiver path has additional complexity. Serial data received at 1.25 Gb/s is routed in parallel to two RX\_BITSLICEs. By comparing 4-bit parallel data from these RX\_BITSLICEs the correct sampling point is computed for the incoming data stream and delays for RX\_BITSLICEs adjusted accordingly. Soft logic in the serdes\_1\_to\_10 module provides logic to find the correct sampling point of the received data by scanning the serial stream from the two parallel RX\_BITSLICEs.

The Serdes\_1\_to\_10 module provides 10-bit comma-aligned parallel data and a data valid signal at a higher clock rate of 312.5 MHz. The next block on the receiver path detects specific 8B/10B bit patterns (commas) and uses these to realign the 10-bit parallel data to contain unique 8B/10B code groups. These code groups are then routed through the 8B/10B decoder module to obtain the unencoded 8-bit code groups.

These 8-bit code groups are synchronous to 312.5 MHz local clock and are qualified with data valid. To convert this to the 125 MHz local clock, the clock correction buffer needs to be present which can insert or remove idles into or from the incoming data stream to compensate for ppm difference between the far end clock and local clock. This ppm compensation is handled by the RX elastic buffer.



The following files describe the top level of the hierarchal levels of the LVDS transceiver:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/</project_name>/
```

synth/lvds\_transceiver/<component\_name>\_lvds\_transceiver.v

## 8B/10B Encoder

The implemented 8B/10B coding scheme is an industry standard, DC-balanced, byte-oriented transmission code ideally suited for high-speed local area networks and serial data links. As such, the coding scheme is used in several networking standards, including Ethernet. The 8B/10B Encoder block is taken from Xilinx Application Note, *Parameterizable 8B/10B Encoder* (XAPP1122) [Ref 13] provides two possible approaches: a choice of a block RAM-based implementation or a LUT-based implementation. The LVDS example design uses the LUT-based implementation, but the application note can be used to show how to swap this for the block RAM-based approach if this better suits the device logic resources.

The following files describe the 8B/10B Encoder:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/
<component_name>/
synth/lvds_transceiver
<component_name>_encode_8b10b_pkg.v
<component_name>_encode_8b10b_lut_base.v
```

## tx\_ten\_to\_eight

This module is used to convert 10-bit data at 125 MHz to 8-bit data at 156.25 MHz. This data is then given to TX\_BITSLICE for serialization.

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/</project_name>/
```

synth/lvds\_transceiver/<component\_name>\_tx\_ten\_to\_eight.v

## serdes\_1\_to\_10

This module adjusts input delays for the RX\_BITSLICE in order to sample the data in the middle of the data eye. Two RX\_BITSLICEs are fed with the serial data but phase shifted with respect to each other by 400 ps (one half bit period). One of the RX\_BITSLICE is always kept at the boundary of serial data eye, ensuring that another RX\_BITSLICE is sampling the data at the center of the data eye. This module changes the delays of the RX\_BITSLICEs dynamically while selecting the valid data from the two RX\_BITSLICES.



This module is also responsible for comma alignment and gives out comma-aligned data at the interface along with a data valid signal, synchronous to the 312.5 MHz local clock.

The following file describes the serdes\_1\_to\_10 functionality:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/</project_name>/
```

synth/lvds\_transceiver/<component\_name>\_serdes\_1\_to\_10.v

# The Ten-Bit Interface

This section provides general guidelines for creating 1000BASE-X, SGMII or Dynamic Switching designs using the Ten-Bit Interface (TBI). 2.5G is not supported in TBI mode.

For information on the ten-bit example design see Chapter 5, Example Design.

Note: Kintex-7 devices support TBI at 3.3V or lower.

# **Ten-Bit Interface Logic**

This section provides an explanation of the TBI physical interface logic in all supported families. This section is common to both 1000BASE-X and SGMII implementations.

## **Transmitter Logic**

Figure 3-27 shows the use of the physical transmitter interface of the core to create an external TBI. The signal names and logic shown exactly match those delivered with the example design when TBI is chosen. If other families are chosen, equivalent primitives and logic specific to that family are automatically used in the example design.

Figure 3-27 shows that the output transmitter datapath signals are registered in device IOBs before driving them to the device pads. The logic required to forward the transmitter clock is also shown. The logic uses an IOB output Double-Data-Rate (DDR) register so that the clock signal produced incurs exactly the same delay as the data and control signals. This clock signal, pma\_tx\_clk, is inverted with respect to gtx\_clk so that the rising edge of pma\_tx\_clk occurs in the center of the data valid window to maximize setup and hold times across the interface.








Figure 3-27: Ten-Bit Interface Transmitter Logic



## Receiver Logic




Figure 3-28: Input TBI timing

Figure 3-28 shows the input timing for the TBI interface as defined in IEEE802.3-2008 clause 36.

**IMPORTANT:** The important point is that the input TBI data bus,  $rx\_code\_group[9:0]$ , is synchronous to two clock sources:  $pma\_rx\_clk0$  and  $pma\_rx\_clk1$ . As defined by the standard, the TBI data should be sampled alternatively on the rising edge of  $pma\_rx\_clk0$ , then  $pma\_rx\_clk1$ . Minimum setup and hold constraints are specified and apply to both clock sources.


In the IEEE802.3-2008 specification, there is no exact requirement that pma\_rx\_clk0 and pma\_rx\_clk1 be exactly 180° out of phase with each other, so the safest approach is to use both pma\_rx\_clk0 and pma\_rx\_clk1 clocks as the specification intends. This is at the expense of clocking resources.

However, the data sheet for a particular external SerDes device that connects to the TBI might well specify that this is the case; that pma\_rx\_clk0 and pma\_rx\_clk1 are exactly 180° out of phase. If this is the case, the TBI receiver clock logic can be simplified by ignoring the pma\_rx\_clk1 clock altogether, and simply using both the rising and falling edges of pma\_rx\_clk0.

For this reason, the following sections describe two different alternatives methods for implementing the TBI receiver clock logic: one which uses both pma\_rx\_clk0 and pma\_rx\_clk1 clock, and a second which only uses pma\_rx\_clk0 (but both rising and falling edges). Select the method carefully by referring to the data sheet of the external SerDes.

The example design provided with the core only gives one of these methods (which vary on a family-by-family basis). However, the example HDL design can be edited to convert to the alternative method. See the following two methods for a Kintex-7 device.





#### Method 1: Using Only pma\_rx\_clk0 (Provided by the Example Design)

Figure 3-29: Ten-Bit Interface Receiver Logic – Kintex-7 Devices (Example Design)

The device logic used by the example design delivered with the core is shown in Figure 3-29. This shows an IDDR primitive used with the DDR\_CLK\_EDGE attribute set to SAME\_EDGE. This uses local inversion of pma\_rx\_clk0 within the IOB logic to receive the rx\_code\_group[9:0] data bus on both the rising and falling edges of pma\_rx\_clk0. The SAME\_EDGE attribute causes the IDDR to output both Q1 and Q2 data on the rising edge of pma\_rx\_clk0.

For this reason, pma\_rx\_clk0 can be routed to both pma\_rx\_clk0 and pma\_rx\_clk1 clock inputs of the core as shown.



**CAUTION!** This logic relies on pma\_rx\_clk0 and pma\_rx\_clk1 being exactly 180° out of phase with each other because the falling edge of pma\_rx\_clk0 is used in place of pma\_rx\_clk1. See the data sheet for the attached SerDes to verify that this is the case.




Setup and hold is achieved using a combination of IODELAY elements on the data and using BUFIO and BUFR regional clock routing for the pma\_rx\_clk0 input clock, as shown in Figure 3-29.

In the Figure 3-29 implementation, a BUFIO is used to provide the lowest form of clock routing delay from input clock to input **rx\_code\_group[9:0]** signal sampling at the device IOBs. However, this creates placement constraints; a BUFIO capable clock input pin must be selected for **pma\_rx\_clk0**, and all **rx\_code\_group[9:0]** input signals must be placed in the respective BUFIO region. See the FPGA user guides for more information.

The clock is then placed onto regional clock routing using the BUFR component and the input **rx\_code\_group**[9:0] data immediately resampled as shown.

The IODELAY elements can be adjusted to fine-tune the setup and hold times at the TBI IOB input flip-flops. The delay is applied to the IODELAY element using constraints in the XDC; these can be edited if required.




#### Method 2: Alternative Using Both pma\_rx\_clk0 and pma\_rx\_clk1

Figure 3-30: Alternate TBI Receiver Logic – Kintex-7 Devices



This logic from Method 1 relies on pma\_rx\_clk0 and pma\_rx\_clk1 being exactly 180° out of phase with each other because the falling edge of pma\_rx\_clk0 is used in place of pma\_rx\_clk1. See the data sheet for the attached SerDes to verify that this is the case. If not, the logic of Figure 3-30 shows an alternate implementation where both pma\_rx\_clk0 and pma\_rx\_clk1 are used as intended. Each bit of rx\_code\_group[9:0] must be routed to two separate device pads.

In this method, the logic used on pma\_rx\_clk0 in Figure 3-29 is duplicated for pma\_rx\_clk1. An IDDR\_CLK2 primitive replaces the IDDR primitive; this contains two clock inputs as shown.



# **Clock Sharing across Multiple Cores with the TBI**

Figure 3-31: Clock Management, Multiple Core Instances with the TBI

Figure 3-31 shows sharing clock resources across multiple instantiations of the core when using the TBI. For all implementations, gtx\_clk can be shared between multiple cores, resulting in a common clock domain across the device.



The receiver clocks pma\_rx\_clk0 and pma\_rx\_clk1 (if used) cannot be shared. Each core is provided with its own versions of these receiver clocks from its externally connected SerDes.

Figure 3-31 shows only two cores. However, more can be added using the same principle. This is done by instantiating the cores using the block level (from the example design) and sharing gtx\_clk across all instantiations. The receiver clock logic cannot be shared and must be unique for every instance of the core.

# **Block Level**

The block level is designed so that it can be instantiated directly into customer designs and performs the following functions:

- Instantiates the core level HDL
- Connects the physical-side interface of the core to device IOBs, creating an external TBI TBI, including IOB and DDR registers instances, where required

For SGMII/Dynamic Switching with a TBI the block level also has an SGMII Adaptation Module containing:

- The clock management logic required to enable the SGMII example design to operate at 10 Mb/s, 100 Mb/s, and 1 Gb/s.
- GMII logic for both transmitter and receiver paths; the GMII style 8-bit interface is run at 125 MHz for 1 Gb/s operation; 12.5 MHz for 100 Mb/s operation; 1.25 MHz for 10 Mb/s operation.

The block level HDL connects the TBI of the core to external IOBs (the most useful part of the example design) and should be instantiated in all customer designs that use the core.

The file location for the SGMII Adaptation Module is described in SGMII Adaptation Module. The SGMII adaptation module and component blocks are described in detail in Additional Client-Side SGMII Logic.

# **Using the Client-Side GMII Datapath**

This section provides general guidelines for using the client-side GMII of the core. In most applications, the client-side GMII is expected to be used as an internal interface, connecting to either:

• Proprietary customer logic

This section describes the GMII-styled interface that is present on the netlist of the core. This interface operates identically for both 1000BASE-X and SGMII standards.



The section then also focuses on additional optional logic (which is provided by the example design delivered with the core when SGMII mode is selected). This logic enhances the internal GMII-styled interface to support 10 Mb/s and 100 Mb/s Ethernet speeds in addition to the nominal 1 Gb/s speed of SGMII.

• The IP catalog core Tri-Mode Ethernet MAC

The core can be integrated in a single device with the Tri-Mode Ethernet MAC core to extend the system functionality to include the MAC sublayer. See Interfacing to Other Cores.

• Ethernet MACs (ENET0/ENET1) in the Zynq-7000 SoC processing subsystem

The core can be integrated with ENET0 or ENET1 through the Extended multiplexed I/O (EMIO) interface. 2.5G mode is not applicable when interfacing to the Zynq PS. See Interfacing to Other Cores.

In rare applications, the client-side GMII datapath can be used as a true GMII, to connect externally off-chip across a PCB. The extra logic required to create a true external GMII is detailed in Appendix E, Implementing External GMII.

# Using the Client-Side GMII for the 1000BASE-X Standard

It is not within the scope of this document to define the Gigabit Media Independent Interface (GMII)— see clause 35 of the IEEE 802.3-2008 specification for information about the GMII. Timing diagrams and descriptions are provided only as an informational guide. For 2.5G mode the GMII interface is over-clocked at 312.5 MHz.


## **GMII Transmission**

This section includes figures that illustrate GMII transmission. In these figures the clock is not labeled. The source of this clock signal varies, depending on the options selected when the core is generated. For more information on clocking, see Clocking.

#### **Normal Frame Transmission**

Normal outbound frame transfer timing is shown in Figure 3-32. This figure shows that an Ethernet frame is proceeded by an 8-byte preamble field (inclusive of the Start of Frame Delimiter (SFD)), and completed with a 4-byte Frame Check Sequence (FCS) field. This frame is created by the MAC connected to the other end of the GMII. The PCS logic itself does not recognize the different fields within a frame and treats any value placed on gmii\_txd[7:0] within the gmii\_tx\_en assertion window as data.






*Figure 3-32:* **GMII Normal Frame Transmission** 

#### **Error Propagation**

A corrupted frame transfer is shown in Figure 3-33. An error can be injected into the frame by asserting gmii\_tx\_er at any point during the gmii\_tx\_en assertion window. The core ensures that all errors are propagated through both transmit and receive paths so that the error is eventually detected by the link partner.






### **GMII** Reception

This section includes figures that illustrate GMII reception. In these figures the clock is not labeled. The source of this clock signal vary, depending on the options used when the core is generated. For more information on clocking, see Clocking.

#### **Normal Frame Reception**

The timing of normal inbound frame transfer is shown in Figure 3-34. This shows that Ethernet frame reception is proceeded by a preamble field. The *IEEE 802.3-2008* specification (see clause 35) [Ref 5] allows for up to all of the seven preamble bytes that proceed the Start of Frame Delimiter (SFD) to be lost in the network. The SFD is always present in well-formed frames.



*Figure 3-34:* **GMII Normal Frame Reception** 



#### Normal Frame Reception with Extension Field

In accordance with the IEEE 802.3-2008, clause 36 [Ref 5], state machines for the 1000BASE-X PCS, gmii\_rx\_er can be driven High following reception of the end frame in conjunction with gmii\_rxd[7:0] containing the hexadecimal value of 0x0F to signal carrier extension. This is shown in Figure 3-35. See Appendix C, 1000BASE-X State Machines for more information.

This is not an error condition and can occur even for full-duplex frames.




Figure 3-35: GMII Normal Frame Reception with Carrier Extension

#### Frame Reception with Errors

The signal gmii\_rx\_er when asserted within the assertion window signals that a frame was received with a detected error (Figure 3-36). In addition, a late error can also be detected during the Carrier Extension interval. This is indicated by gmii\_rxd[7:0] containing the hexadecimal value 0x1F, also shown in Figure 3-36.





Figure 3-36: GMII Frame Reception with Errors

#### **False Carrier**

Figure 3-37 shows the GMII signaling for a False Carrier condition. False Carrier is asserted by the core in response to certain error conditions, such as a frame with a corrupted start code, or for random noise.



*Figure 3-37:* False Carrier Indication



## status\_vector[15:0] Signals

Figure 3-38 shows an error occurring in the second clock cycle of an /l/ idle sequence.See Table 2-41 for the status\_vector bit definitions.

#### Bits[6:2]: Code Group Reception Indicators

These signals indicate the reception of particular types of groups, as defined in Table 2-41. Figure 3-38 shows the timing of these signals, showing that they are aligned with the code groups themselves, as they appear on the output gmii\_rxd[7:0] port.




Figure 3-38: status\_vector[4:2] Timing

Figure 3-38 shows an error occurring in the second clock cycle of an /l/ idle sequence. RXDISPERR shows this as a running disparity error occurring in the second clock cycle of an /l/ idle sequence. RXNOTINTABLE means that the core has received a code group that is not recognized from the 8B/10B coding tables. If this error is detected, the timing of the RXNOTINTABLE signal is identical to that of the RXDISPERR signal shown in Figure 3-38.

# Using the Client-Side GMII for the SGMII Standard

When the core is generated for the SGMII standard, changes are made to the core that affect the PCS management registers and the auto-negotiation function (see Select Standard in Chapter 4). However, the datapath through both transmitter and receiver sections of the core remains unchanged. For the 2.5G mode the GMII interface is over-clocked at 312.5 MHz. 250 Mb/s and 25 Mb/s modes are not supported.

## **GMII Transmission**

## 1/2.5 Gb/s Frame Transmission

The timing of normal outbound frame transfer is shown in Figure 3-39. At 1/2.5 Gb/s speed, the operation of the transmitter GMII signals remains identical to that described in Using the Client-Side GMII for the 1000BASE-X Standard.








Figure 3-39: GMII Frame Transmission at 1/2.5 Gb/s

#### 100 Mb/s Frame Transmission

At 100 Mb/s the operation of the core remains unchanged. It is the responsibility of the client logic (for example, an Ethernet MAC) to enter data at the correct rate. When operating at 100 Mb/s, every byte of the MAC frame (from preamble to the Frame Check Sequence field, inclusive) should be repeated for 10 clock periods to achieve the desired bit rate, as shown in Figure 3-40. It is also the responsibility of the client logic to ensure that the interframe gap period is legal for the current speed of operation. Only when the core is connected to ENETO/1 in the Zynq-7000 SoC processing subsystem, the core takes care of converting the 4-bit MII interface to the 8 bits required by the core. In all other cases the core expects 8 bits from the client logic.




Figure 3-40: GMII Data Transmission at 100 Mb/s

#### 10 Mb/s Frame Transmission

At 10 Mb/s the operation of the core remains unchanged. It is the responsibility of the client logic (for example, an Ethernet MAC), to enter data at the correct rate. When operating at 10 Mb/s, every byte of the MAC frame (from preamble to the frame check sequence field, inclusive) should be repeated for 100 clock periods to achieve the desired bit rate. It is also the responsibility of the client logic to ensure that the interframe gap period is legal for the current speed of operation. Only when the core is connected to ENETO/1 in the Zynq-7000 SoC processing subsystem, the core takes care of converting the 4-bit MII interface to the 8 bits required by the core. In all other cases the core expects 8 bits from the client logic.

## **GMII Reception**

#### 1/2.5 Gb/s Frame Reception

The timing of a normal inbound frame transfer is shown in Figure 3-41. At 1/2.5 Gb/s, the operation of the receiver GMII signals is identical to that described in Using the Client-Side GMII for the 1000BASE-X Standard.






Figure 3-41: GMII Frame Reception at 1/2.5 Gb/s

#### 100 Mb/s Frame Reception

At 100 Mb/s the operation of the core is unchanged. When operating at a speed of 100 Mb/s, every byte of the MAC frame (from preamble to the frame check sequence field, inclusive) is repeated for 10 clock periods to achieve the desired bit rate. See Figure 3-42. Only when the core is connected to ENET0/1 in the Zynq-7000 SoC processing subsystem, the core will take care of converting the 8 bit from the core to 4-bit MII interface. In other cases, it is the responsibility of the client logic, for example an Ethernet MAC, to sample this data correctly.




Figure 3-42: GMII Data Reception at 100 Mb/s


#### 10 Mb/s Frame Reception

The operation of the core remains unchanged. When operating at a speed of 10 Mb/s, every byte of the MAC frame (from preamble to the frame check sequence field, inclusive) is repeated for 100 clock periods to achieve the desired bit rate. Only when the core is connected to ENET0/1 in the Zynq-7000 SoC processing subsystem, the core will take care of converting the 8 bit from the core to 4-bit MII interface. In other cases, it is the responsibility of the client logic (for example, an Ethernet MAC) to sample this data correctly.

# Additional Client-Side SGMII Logic

When the core is generated in SGMII or Dynamic Switching mode, the block level of the core contains the SGMII Adaptation Module (this is shown in Figure 3-43 for a core using a device specific transceiver as the physical interface). This SGMII adaptation module is described in the remainder of this section.

# **E** XILINX<sub>®</sub>



*Figure 3-43:* Block Level Diagram of an SGMII Example Design

Because the GMII of the core always operates at 125 MHz (312.5 MHz for the 2.5G data rate), the core does not differentiate between the three SGMII speeds of operation (for the 1 Gb/s maximum data rate); it always effectively operates at 1/2.5 Gb/s. However, as described in Using the Client-Side GMII for the 1000BASE-X Standard, at 100 Mb/s, every data byte run through the core is repeated ten times to achieve the required bit rate; similarly, at 10 Mb/s, each data byte run through the core is repeated 100 times to achieve the required bit rate. Dealing with this repetition of bytes is the function of the SGMII adaptation module.

The SGMII adaptation module (Figure 3-44) creates a GMII-style interface that drives/samples the GMII data and control signals at the following frequencies:

- 125/312.5 MHz when operating at a speed of 1/2.5 Gb/s (with no repetition of data bytes)
- 12.5 MHz at a speed of 100 Mb/s (each data byte is repeated and run through the core 10 times)
- 1.25 MHz at a speed of 10 Mb/s (each data byte is repeated and run through the core 100 times)


When the core is connected to ENETO/1 in the Zynq-7000 SoC processing subsystem, the SGMII adaptation module performs the additional function of converting the 8 bits from the core to a 4-bit MII interface and vice versa. The function of the SGMII adaptation module is therefore to create a proprietary interface that is based on GMII (true GMII only operates at a clock frequency of 125 MHz for an Ethernet line rate of 1.25 Gb/s). This interface then allows a straightforward internal connection to an Ethernet MAC core when operating in MAC mode or the GMII can be brought out on pads to connect to an external PHY when the core operates in PHY mode. For example, the SGMII adaptation module can be used to interface the core, operating in SGMII configuration with MAC mode, to the Xilinx Tri-Mode



Ethernet MAC core directly (see Interfacing to Other Cores). The GMII interface of the SGMII adaptation module can brought out to the pads and connected to an external PHY module that converts GMII to a Physical Medium Dependent (PMD) signal when the core is operating in SGMII configuration and PHY mode.

## SGMII Adaptation Module Top Level

The SGMII adaptation module is described in several hierarchical submodules as shown in Figure 3-44. These submodules are each described in separate HDL files and are described in the following sections.



## Transmitter Rate Adaptation Module

#### Interfacing with Client Proprietary Logic/ IP Catalog Tri-Mode Ethernet MAC

This module accepts transmitter data from the GMII-style interface from the attached client MAC/External PHY, and samples the input data on the 125 MHz reference clock, clk125m. This sampled data can then be connected directly to the input GMII of the 1G/2.5G Ethernet PCS/PMA or SGMII netlist. The 1 Gb/s and 100 Mb/s cases are shown in Figure 3-45.

At all speeds, the client MAC/External PHY logic should drive the GMII transmitter data synchronously to the rising edge of the 125 MHz reference clock while using the



sgmii\_clk\_en signal (derived from the Clock Generation module) as a clock enable. The frequency of this clock enable signal ensures the correct data rate and correct data sampling between the two devices.




Figure 3-45: Transmitter Rate Adaptation Module Data Sampling

#### Interfacing with ENETO/1 in Zynq-7000 Device PS

When the speed is 1 Gb/s, the data is received on the 125 MHz clock (clk125m). When a speed of 10/100 Mb/s is selected, 4 bits of MII are received on the LSB 4 bits of the GMII interface. This interface is converted to 8 bits by sampling with the sgmii\_ddr\_clk\_en signal (internally derived from the Clock Generation module).

This 8-bit interface should drive the GMII transmitter data synchronously to the rising edge of the 125 MHz reference clock while using the sgmii\_clk\_en signal (internally derived from the Clock Generation module) as a clock enable. It is possible that the Start of Frame Delimiter (SFD) could have been skewed across two separate bytes, so the 8-bit SFD code is detected, and if required, is realigned across the 8-bit datapath. The 1 Gb/s and 100 Mb/s cases are shown in Figure 3-46.




Figure 3-46: Transmitter Rate Adaptation Module Data Sampling



## **Receiver Rate Adaptation Module**

#### Interfacing with Client Proprietary Logic/IP Catalog Tri-Mode Ethernet MAC

This module accepts received data from the 1G/2.5G Ethernet PCS/PMA or SGMII core. This data is sampled and sent out of the GMII receiver interface for the attached client MAC/External PHY. The 1 Gb/s and 100 Mb/s cases are shown in Figure 3-47.

At 1 Gb/s, the data is valid on every clock cycle of the 125 MHz reference clock (clk125m). Data received from the core is clocked straight through the Receiver Rate Adaptation module.

At 100 Mb/s, the data is repeated for a 10 clock period duration of clk125m; at 10 Mb/s, the data is repeated for a 100 clock period duration of clk125m. The Receiver Rate Adaptation Module samples this data using the sgmii\_clk\_en clock enable.

The Receiver Rate Adaptation module also performs a second function that accounts for the latency inferred in Figure 3-47. The 8-bit Start of Frame Delimiter (SFD) code is detected, and if required, it is realigned across the 8-bit datapath of gmii\_rxd\_out[7:0] before being presented to the attached client MAC. It is possible that this SFD could have been skewed across two separate bytes by MACs operating on a 4-bit datapath.

At all speeds, the client MAC/External PHY logic should sample the GMII receiver data synchronously to the rising edge of the 125 MHz reference clock while using sgmii\_clk\_en (derived from the Clock Generation module) as a clock enable. The frequency of the sgmii\_clk\_en clock enable signal ensures the correct data rate and correct data sampling between the two devices.




Figure 3-47: Receiver Rate Adaptation Module Data Sampling



#### Interfacing with ENETO/1 in Zynq-7000 Device PS

This module accepts received data from the core. This data is sampled and sent out of the GMII receiver interface for the attached external PHY. The 1 Gb/s and 100 Mb/s cases are shown in Figure 3-48.

At 1 Gb/s the data is valid on every clock cycle of the 125 MHz reference clock (clk125m). Data received from the core is clocked straight through the Receiver Rate Adaptation module.

At 100 Mb/s, the data is repeated for a 10 clock period duration of clk125m; at 10 Mb/s, the data is repeated for a 100 clock period duration of clk125m. The Receiver Rate Adaptation Module samples this data using the sgmii\_clk\_en clock enable generated internally in the clock generation module. Then the lower half of the byte is sent on the LSB four bits of gmii\_rxd\_out[3:0] followed by the upper nibble. This operation is done using the sgmii\_ddr\_clk\_en signal generated internally in the clock generation module.




Figure 3-48: Receiver Rate Adaptation Module Data Sampling

## **Clock Generation**


#### Interfacing with Client Proprietary Logic/IP Catalog Tri-Mode Ethernet MAC

This module creates the **sgmii\_clk\_en** clock enable signal for use throughout the SGMII adaptation module. Clock enabled frequencies are:

- 125 MHz at an operating speed of 1 Gb/s
- 12.5 MHz at an operating speed of 100 Mb/s
- 1.25 MHz at an operating speed of 10 Mb/s



Figure 3-49 shows the output clock enable signal for the Clock Generation module at 1 Gb/s and 100 Mb/s speeds.



*Figure 3-49:* **Clock Generator Output Clocks and Clock Enable** 

Figure 3-49 also shows the formation of the sgmii\_clk\_r and sgmii\_clk\_f signals. These are used only in the example design delivered with the core, where they are routed to a device IOB DDR output register. This provides SGMII clock forwarding at the correct frequency; these signal can be ignored when connecting the core and SGMII Adaptation module to internal logic.





#### Interfacing with ENETO/1 in Zynq-7000 Device PS

This module creates the sgmii\_clk\_en and sgmii\_ddr\_clk\_en clock enable signals for use throughout the SGMII adaptation module. Figure 3-50 shows the clock enable signal for the Clock Generation module at 1 Gb/s and 100 Mb/s speeds.




Figure 3-50: Clock Enable Signal for the Clock Generation Module

Figure 3-50 also shows the formation of the sgmii\_clk\_r signal. sgmii\_clk\_r should be connected to the sgmii\_clk port of ENETO/1 core generated. This provides SGMII clock forwarding at the correct frequency.

#### Note:

- 1. The **sgmii\_clk\_f** signal is not used in this case.
- 2. The **sgmii\_clk\_en** is not provided as an output but used internally within the SGMII adaptation module.

The **sgmii\_clk\_r** frequencies for the different modes are:

- 125 MHz at an operating speed of 1 Gb/s
- 25 MHz at an operating speed of 100 Mb/s
- 2.5 MHz at an operating speed of 10 Mb/s

# **Auto-Negotiation**

This section provides general guidelines for using the auto-negotiation function of the core. Auto-Negotiation is controlled and monitored through the PCS management registers. For more information, see Register Space in Chapter 2. For 2.5G mode







Auto-Negotiation function is the same as the 1G mode. 250 Mb/s and 25Mb/s modes are not supported for 2.5G SGMII.

# **Overview of Operation**

For either standard, when considering auto-negotiation between two connected devices, it must be remembered that:

- Auto-Negotiation must be either enabled in both devices, or
- Auto-Negotiation must be disabled in *both* devices.

## 1000BASE-X Standard




Figure 3-51: 1000BASE-X Auto-Negotiation Overview

IEEE 802.3-2008 clause 37 describes the 1000BASE-X auto-negotiation function that allows a device to advertise the modes of operation that it supports to a device at the remote end of a link segment (the link partner) and to detect corresponding operational modes that the link partner advertises. Figure 3-51 shows the operation of 1000BASE-X auto-negotiation.

The following describes typical operation when auto-negotiation is enabled.

- 1. Auto-Negotiation starts automatically when any of the following conditions are met.
  - Power-up/reset
  - Upon loss of synchronization
  - The link partner initiates auto-negotiation



- An auto-negotiation Restart is requested (See Register 0: Control Register and an\_restart\_config in Table 2-9.)
- 2. During auto-negotiation, the contents of the Auto-Negotiation Advertisement register are transferred to the link partner.

This register is writable through the MDIO, therefore enabling software control of the systems advertised abilities. See Register 4: Auto-Negotiation Advertisement for more information.

This register is also writable through the dedicated interface signal an\_adv\_config\_vector. If optional MDIO is present, the additional signal an\_adv\_config\_valid quantifies the contents of an\_adv\_config\_vector. See definitions of an\_adv\_config\_vector and an\_adv\_config\_valid in Table 2-9 for more information.

Information provided in this register includes:

- Fault Condition signaling
- Duplex Mode
- Flow Control capabilities for the attached Ethernet MAC.
- 3. The advertised abilities of the Link Partner are simultaneously transferred into the Auto-Negotiation Link Partner Ability Base register.

This register contains the same information as in the Auto-Negotiation Advertisement register. See Register 5: Auto-Negotiation Link Partner Base for more information. Remote Fault and pause status bits of this register are also provided in status\_vector.

4. Under normal conditions, this completes the auto-negotiation information exchange.

It is now the responsibility of system management (for example, software running on an embedded PowerPC® or MicroBlaze<sup>™</sup> processor) to complete the cycle. The results of the auto-negotiation should be read from Auto-Negotiation Link Partner Ability Base register. OR by reading the remote\_fault and pause status bits of status\_vector if MDIO is not present. Other networking components, such as an attached Ethernet MAC, should be configured accordingly. See Register 5: Auto-Negotiation Link Partner Base for more information.

There are two methods that a host processor uses to learn of the completion of an auto-negotiation cycle:

- Polling the auto-negotiation completion bit 1.5 in the Status register (Register 1).
- Using the auto-negotiation interrupt port of the core (see Using the Auto-Negotiation Interrupt).



## SGMII Standard

#### Using the SGMII MAC Mode to Interface to an External BASE-T PHY with SGMII Interface

Figure 3-52 shows the operation of SGMII auto-negotiation as described in Overview of Operation. Additional information about SGMII Standard auto-negotiation is provided in the following sections.




Figure 3-52: SGMII Auto-Negotiation in MAC Mode

The SGMII capable PHY has two distinctive sides to auto-negotiation.

- The PHY performs auto-negotiation with its link partner using the relevant auto-negotiation standard for the chosen medium (BASE-T auto-negotiation is shown in Figure 3-52, using a twisted copper pair as its medium). This resolves the operational speed and duplex mode with the link partner.
- The PHY then passes the results of the auto-negotiation process with the link partner to the core (in SGMII mode), by leveraging the 1000BASE-X auto-negotiation specification described in Figure 3-51. This transfers the results of the Link Partner auto-negotiation across the SGMII and is the only auto-negotiation observed by the core.

This SGMII auto-negotiation function, summarized previously, leverages the 1000BASE-X PCS/PMA auto-negotiation function but contains two differences.


- The duration of the Link Timer of the SGMII auto-negotiation is shrunk from 10 ms to 1.6 ms so that the entire auto-negotiation cycle is much faster.
- The information exchanged is different and now contains speed resolution in addition to duplex mode. See Register 5: Auto-Negotiation Link Partner Base. Speed and Duplex status bits of this register are also provided in status\_vector.



• There are no other differences and dealing with the results of auto-negotiation can be handled as described previously in Figure 3-51.

## Using Both the SGMII MAC Mode and SGMII PHY Mode Configurations to interface to an External BASE-T PHY with a GMII interface

Figure 3-53 shows the operation of SGMII auto-negotiation. Additional information about SGMII Standard auto-negotiation is provided in the following sections.



*Figure 3-53:* **SGMII Auto-Negotiation** 

The SGMII capable PHY has two distinctive sides to auto-negotiation.

- The PHY performs auto-negotiation with its link partner using the relevant auto-negotiation standard for the chosen medium (BASE-T auto-negotiation is shown in Figure 3-53, using a twisted copper pair as its medium). This resolves the operational speed and duplex mode with the link partner. The BASE-T PHY transfers the link partner abilities though the MDIO interface to the core (in SGMII configuration and PHY mode).
- The core (in SGMII configuration and PHY mode) then passes the results of the auto-negotiation process to the core (in SGMII configuration and MAC mode), by leveraging the 1000BASE-X auto-negotiation specification described in Overview of Operation. This transfers the results of the Link Partner auto-negotiation across the SGMII and is the only auto-negotiation observed by the core.

This SGMII auto-negotiation function, summarized previously, leverages the 1000BASE-X PCS/PMA auto-negotiation function but contains two differences.

- The duration of the Link Timer of the SGMII auto-negotiation is shrunk from 10 ms to 1.6 ms so that the entire auto-negotiation cycle is much faster.
- The information exchanged is different and now contains speed resolution in addition to duplex mode. See Register 5: Auto-Negotiation Link Partner Base. There are no other



differences and dealing with the results of auto-negotiation can be handled as described previously in Overview of Operation.

## Using the Auto-Negotiation Interrupt

The auto-negotiation function has an an\_interrupt port. This is designed to be used with common microprocessor bus architectures (for example, the CoreConnect bus interfacing to a MicroBlaze<sup>™</sup> processor).

The operation of this port is enabled or disabled and cleared through the MDIO Register 16, the Vendor-specific Auto-Negotiation Interrupt Control register.

- When disabled, this port is permanently tied to logic 0.
- When enabled, this port is set to logic 1 following the completion of an auto-negotiation cycle. It remains High until it is cleared by writing 0 to bit 16.1 (Interrupt Status bit) of the Register 16: Vendor-Specific Auto-Negotiation Interrupt Control.

## **Clock Correction Sequences in Device-Specific Transceivers** (1000BASE-X Standard)

The device-specific transceivers are configured by the appropriate transceiver wizard to perform clock correction. The output of the transceiver wizard is provided as part of the example design. Two different clock correction sequences can be employed:

- 1. The mandatory clock correction sequence is the /l2/ ordered set; this is a two byte code-group sequence formed from /K28.5/ and /D16.2/ characters. The /l2/ ordered-set is present in the inter-frame-gap. These sequences can therefore be removed or inserted by the transceiver receive elastic buffer without causing frame corruption.
- 2. The default transceiver wizard configuration for the device-specific transceivers varies across device families. Some of the transceiver wizards enable the CLK\_COR\_SEQ\_2\_USE attribute. When this is the case, the transceiver is also configured to perform clock correction on the /K28.5/D21.5/ sequence; this is the first two code-groups from the /C1/ ordered set (the /C1/ ordered-set is four code-groups in length).

Because there are no /l2/ ordered-sets present during much of the auto-negotiation cycle, this provides a method of allowing clock correction to be performed during auto-negotiation.

Because this form of clock correction inserts or removes two-code groups into or from a four-code group sequence, this causes ordered-set fragments to be seen by the cores auto-negotiation state machine. It is therefore important that the transceivers **rxclkcorcnt[2:0]** port is correctly wired up to the core netlist; this indicates a clock correction event (and type) to the core. Using this signal, the cores state machine can interpret the clock-correction fragments and the auto-negotiation function can complete cleanly.





When the device-specific transceivers CLK\_COR\_SEQ\_2\_USE attribute is not enabled, no clock correction can be performed during much of the auto-negotiation cycle. When this is the case, it is possible that the transceivers receive elastic buffer could underflow or overflow as asynchronous clock tolerances accumulate. This results in an elastic buffer error. It is therefore important that the transceivers **rxbufstatus**[2:0] port is correctly wired up to the core netlist; this indicates a buffer error event to the core. Using this signal, the cores state machine can interpret the buffer error and the auto-negotiation function can complete cleanly.

## Conclusion

The device-specific transceivers can be configured to optionally perform clock correction during the auto-negotiation cycle, and their default configuration varies from family to family. Regardless, if correctly connected, as per the example design, the core state machine can determine the transceivers elastic buffer behavior and auto-negotiation will complete cleanly.

# Dynamic Switching of 1000BASE-X and SGMII Standards

This section provides general guidelines for using the core to perform dynamic switching between 1000BASE-X and SGMII. The core only provides this capability if generated with the appropriate option, as described in Customizing and Generating the Core. Dynamic Switching between 2500BASE-X and 2.5G SGMII is not supported by the core.

## **Typical Application**

Figure 3-54 shows a typical application for the core with the ability to dynamically switch between 1000BASE-X and SGMII standards.

The FPGA is shown connected to an external, off-the-shelf PHY with the ability to perform both BASE-X and BASE-T standards.

- The core must operate in 1000BASE-X mode to use the optical fiber.
- The core must operate in SGMII mode to provide BASE-T functionality and use the twisted copper pair.

The GMII of the 1G/2.5G Ethernet PCS/PMA or SGMII core is shown connected to an embedded Ethernet Media Access Controller (MAC), for example, the Xilinx Tri-Mode Ethernet MAC core.








Figure 3-54: Typical Application for Dynamic Switching

## **Operation of the Core**

#### Selecting the Power-On/Reset Standard

The external port of the core, **basex\_or\_sgmii** (see Dynamic Switching Signal Port), selects the default standard of the core as follows:

- Tie to logic 0 in the core instantiation. The core powers-up and comes out of a reset cycle operating in the 1000BASE-X standard.
- Tie to logic 1 in the core instantiation. The core powers-up and comes out of a reset cycle operating in the SGMII standard.

The **basex\_or\_sgmii** port of the core can be dynamically driven. In this configuration, it is possible to drive a logical value onto the port, followed by a core reset cycle to switch the core to the desired standard. However, it is expected that the standard will be switched through the MDIO management registers.

#### Switching the Standard Using MDIO

The 1000BASE-X or 1G SGMII standard of the core can be switched at any time by writing to the Dynamic Switching Register 17 (see Table 2-38). Following completion of this write, the MDIO management registers immediately switch.

- Core set to 1000BASE-X standard. Management registers 0 through 16 should be interpreted according to 1000BASE-X or 2500BASE-X Standard Using Optional Auto-Negotiation.
- Core set to SGMII standard. Management registers 0 through 16 should be interpreted according to SGMII Standard Using Optional Auto-Negotiation.



#### Auto-Negotiation State Machine

- Core set to the 1000BASE-X standard. The auto-negotiation state machine operates as described in 1000BASE-X Standard.
- Core set to perform the SGMII standard. The auto-negotiation state machine operates as described in SGMII Standard.
- Standard is switched during an auto-negotiation sequence. The auto-negotiation state machine does not immediately switch standards, but attempt to continue to completion at the original standard.
- Switching the standard using MDIO. This does not cause auto-negotiation to automatically restart. Xilinx recommends that after switching to a new standard using an MDIO write, immediately perform the following:
  - If you have switched to the 1000BASE-X standard, reprogram the Auto-Negotiation Advertisement register (Register 4) to the desired settings.
  - For either standard, restart the Auto-Negotiation sequence by writing to bit 0.9 of the MDIO Control register (Register 0).

## **Interfacing to Other Cores**

The 1G/2.5G Ethernet PCS/PMA or SGMII core can be integrated in a single device with the Tri-Mode Ethernet MAC core (v5.1 and later) to extend the system functionality to include the Ethernet MAC sublayer. The Tri-Mode Ethernet MAC (from v9.0) core provides support for operation at 10 Mb/s, 100 Mb/s, 1 Gb/s, and 2.5 Gb/s.

*Note:* The Tri-Mode Ethernet MAC core is abbreviated to the TEMAC core in this section.

A description of the latest available IP update containing the TEMAC core and instructions can be found in the Tri-Mode Ethernet MAC product web page.



**CAUTION!** The TEMAC core should always be configured for full-duplex operation when used with the 1G/2.5G Ethernet PCS/PMA or SGMII core. This constraint is due to the increased latency introduced by the 1G/2.5G Ethernet PCS/PMA or SGMII core. With half-duplex operation, the MAC response to collisions will be late, violating the Code-Division Multiple Access (CDMA) protocol.

The TEMAC v8.1 core supports UltraScale, Zynq-7000, Virtex-7, Kintex-7, and Artix-7 devices. The TEMAC v9.0 core supports 2.5G mode for UltraScale, UltraScale+, Zynq-7000 (except GTP-based devices), Virtex-7, and Kintex-7 devices.

The 1G/2.5G Ethernet PCS/PMA or SGMII core can also be integrated in a single device with the either of the Ethernet MAC (ENET0/ENET1) instances in the Zynq-7000 and Zynq UltraScale+ device processing subsystem to extend the system functionality to include the Ethernet MAC sublayer. ENET0/1 MACs provide support for operation at 10 Mb/s, 100 Mb/s, and 1 Gb/s.



# Integration of the TEMAC for 1000BASE-X or 2500BASE-X Operation

In this section, it is assumed that the TEMAC core is generated with only 1 Gb/s or 2.5 Gb/s Ethernet speed and full-duplex only support. This provides the optimal solution.

#### Ten-Bit Interface Implementation

Figure 3-55 shows the connections and clock management logic required to interface the 1G/2.5G Ethernet PCS/PMA or SGMII core (used in 1000BASE-X mode with the TBI) to the TEMAC core.



**IMPORTANT:** The TEMAC core must be generated with the "interface" variable set as "Internal" for interfacing to the 1G/2.5G Ethernet PCS/PMA or SGMII core.

Features of this configuration include:

- Direct internal connections are made between the GMII interfaces between the two cores.
- If both cores have been generated with the optional management interface, the MDIO port can be connected to that of the TEMAC core, allowing the MAC to access the embedded configuration and status registers of the 1G/2.5G Ethernet PCS/PMA or SGMII core.
- Due to the embedded receive elastic buffer in the 1G/2.5G Ethernet PCS/PMA or SGMII core, the entire GMII is synchronous to a single clock domain. Therefore, gtx\_clk is used as the 125 MHz reference clock for both cores, and the transmitter and receiver logic of the TEMAC core operates in the same clock domain.







Figure 3-55: Core with TBI Connected to TEMAC Core



#### Transceiver Implementation

Figure 3-56 shows the connections and clock management logic required to interface the core (in 1000BASE-X mode) to the TEMAC core for Zynq-7000, Virtex-7, and Kintex-7 devices. Figure 3-57 shows the same interface for Artix-7 devices. The transceiver implementation is similar in 2.5G mode.



*Figure 3-56:* Core Using GTX/GTH Transceivers Connected to the TEMAC Core






Figure 3-57: Core Using Artix-7 Transceiver Connected to the TEMAC Core

Features of this configuration include:

- Observe that the block level of the TEMAC is instantiated. This provides the MAC with extra functionality that is not provided by the TEMAC core netlist. When using the MAC to connect the 1000BASE-X or 2500BASE-X core, the "Internal" PHY interface mode must be selected from the TEMAC Vivado IDE prior to core generation. See the LogiCORE IP Tri-Mode Ethernet MAC Product Guide (PG051) [Ref 15].
- Direct internal connections are made between the GMII interfaces between the two cores.
- If both cores have been generated with the optional management interface, the MDIO port can be connected up to that of the TEMAC core, allowing the MAC to access the embedded configuration and status registers of the 1G/2.5G Ethernet PCS/PMA or SGMII core.



• Because of the embedded receive elastic buffer in the transceiver, the entire GMII is synchronous to a single clock domain. Therefore userclk2 is used as the 125 MHz reference clock for both cores, and the transmitter and receiver.

## Integration of the TEMAC for Tri-speed SGMII Operation

In this section, it is assumed that the TEMAC core is generated for tri-speed operation and full-duplex only support. This provides the most optimal solution.

This section assumes only SGMII or Dynamic switching operation and MAC mode configuration. PHY mode configuration of SGMII is used to interface to a external PHY device. For SGMII in PHY mode configuration, see SGMII/Dynamic Switching with TBI Example Design and SGMII/Dynamic Switching with Transceivers. For 1000BASE-X or 2500BASE-X only designs, see Transceiver Implementation.

#### Ten-Bit Interface Implementation

Figure 3-58 shows the connections and clock management logic required to interface the core (in SGMII mode with the TBI) to the TEMAC core. The 2.5G mode is not supported in TBI mode.



**IMPORTANT:** The TEMAC core must be generated with "interface" variable set as "Internal" for interfacing with 1G/2.5G Ethernet PCS/PMA or SGMII core.

Features of this configuration include:

• The SGMII Adaptation module, provided in the example design for the core when generated to the SGMII standard, can be used to interface the two cores.

www.xilinx.com

 If both cores have been generated with the optional management interface, the MDIO port can be connected to that of the TEMAC core, allowing the MAC to access the embedded configuration and status registers of the 1G/2.5G Ethernet PCS/PMA or SGMII core.






Figure 3-58: Core Using TBI Connected to the TEMAC Core



#### Transceiver Implementation

Figure 3-59 shows the connections and clock management logic required to interface the core (in SGMII Configuration and MAC mode with the GTX/GTH transceiver) to the TEMAC core for Zynq-7000, Virtex-7 and Kintex-7 devices. Figure 3-60 shows the same interface for Artix-7 devices. The transceiver implementation is similar in 2.5G mode.






Figure 3-59: Core Using SGMII with the GTX/GTH Transceiver Connected to the TEMAC Core







Features of this configuration include:

- Observe that the block level of the TEMAC is instantiated. This provides the MAC with extra functionality that is not provided by the TEMAC core netlist. When using the MAC to connect the 1000BASE-X core, the "Internal" PHY interface mode must be selected from the TEMAC Vivado IDE prior to core generation. See the *LogiCORE IP Tri-Mode Ethernet MAC Product Guide* (PG051) [Ref 15].
- The SGMII Adaptation module, as provided in the example design for the core when generated to the SGMII standard and MAC mode, can be used to interface the two cores.
- If both cores have been generated with the optional management interface, the MDIO port can be connected up to that of the TEMAC core, allowing the MAC to access the embedded configuration and status registers of the 1G/2.5G Ethernet PCS/PMA or SGMII core.



• Because of the receive elastic buffer, the entire GMII (transmitter and receiver paths) is synchronous to a single clock domain. Therefore, **userclk2** is used as the 125 MHz reference clock for both cores, and the transmitter and receiver logic of the TEMAC core now operate in the same clock domain.

#### Integration of the TEMAC Core Using Sync SGMII over LVDS

Figure 3-61 shows the connections and clock management logic required to interface the core (in Sync SGMII over LVDS) to the TEMAC core. The block level of the Example Design should be taken from the example design and instantiated for connection to the TEMAC core. Connections from a unique TEMAC core to SGMII port are identical and are shown in Figure 3-61. The 2.5G mode is not supported in this case.

The following conditions apply to each connected TEMAC core and SGMII port pair:

- The SGMII Adaptation module, as provided in the example design for the 1G/2.5G Ethernet PCS/PMA or SGMII core when generated to the SGMII standard, can be used to interface the two cores.
- If both cores have been generated with the optional management interface, the MDIO port can be connected up to that of the TEMAC core, allowing the MAC to access the embedded configuration and status registers of the 1G/2.5G Ethernet PCS/PMA or SGMII core.
- clk125 is used as the 125 MHz reference clock for both cores, and the transmitter and receiver logic of the TEMAC core now operate in the same clock domain. This is the clock derived by MMCM and IBUFDS from differential reference clock.

Figure 3-61 shows a TEMAC core generated with the optional clock enable circuitry. This is recommended as the best way to connect the two cores together for efficient use of clock resources. See the *LogiCORE IP Tri-Mode Ethernet MAC Product Guide* (PG051) [Ref 15] for more information.






Figure 3-61: Core Using SGMII over LVDS Connected to the TEMAC Core

# Integration of the Zynq-7000 Device PS ENET0/1 for 1000BASE-X Operation

Figure 3-62 shows the connections and clock management logic required to interface the core (in 1000BASE-X mode) to the Zynq-7000 device PS ENET0/1. The 2.5G mode is not supported in this case.

Features of this configuration include:

• Direct internal connections are made between the GMII interfaces between the ENET0/1 and 1G/2.5G Ethernet PCS/PMA or SGMII core.



- The MDIO port can be connected, allowing the Ethernet MAC to access the embedded configuration and status registers of the 1G/2.5G Ethernet PCS/PMA or SGMII core.
- Because of the embedded receive elastic buffer in the transceiver, the entire GMII is synchronous to a single clock domain. Therefore userclk2 is used as the 125 MHz reference clock for both ENET0/1 and 1G/2.5G Ethernet PCS/PMA or SGMII core, and the transmitter and receiver logic of the Zynq-7000 device PS ENET0/1 now operate in the same clock domain.




Figure 3-62: ENETO/1 Extended to Include 1000BASE-X PCS/PMA Using Device Transceiver



# Integration of the Zynq-7000 Device PS ENET0/1 for Tri-speed SGMII Operation


#### Integration of the Zynq-7000 Device PS ENET0/1 Using Device Specific Transceivers

Figure 3-63 shows the connections and clock management logic required to interface the core (in SGMII Configuration and MAC mode with the 7 series FPGA transceiver) to the Zynq-7000 device PS ENETO/1. The 2.5G mode is not supported in this case.

Features of this configuration include:

- The SGMII Adaptation module, as provided in the example design for the core when generated to the SGMII standard and MAC mode, can be used to interface the two cores.
- The MDIO port can be connected up to that of the Zynq-7000 device ENET0/1, allowing the MAC to access the embedded configuration and status registers of the 1G/2.5G Ethernet PCS/PMA or SGMII core.
- Because of the receive elastic buffer, the entire GMII (transmitter and receiver paths) is synchronous to a single clock domain. Therefore, userclk2 is used as the 125 MHz reference clock for both cores, and the transmitter and receiver logic of the Zynq-7000 device PS ENET0/1 now operate in the same clock domain.





*Figure 3-63:* **Zynq-7000 Device ENETO/1 Extended to Include SGMII Using GTX Transceiver** 


#### Integration of the TEMAC Core Using Sync SGMII over LVDS

Figure 3-64 shows the connections and clock management logic required to interface the core (in Sync SGMII over LVDS) to the Zynq-7000 device PS ENET0/1. The 2.5G mode is not supported in this case. The following conditions apply to each connected the Zynq-7000 device PS ENET0/1 and SGMII port pair:

- The SGMII Adaptation module, as provided in the example design for the core when generated to the SGMII standard, can be used to interface the two cores.
- The MDIO port can be connected up to that of the Zynq-7000 device PS ENET0/1, allowing the MAC to access the embedded configuration and status registers of the 1G/2.5G Ethernet PCS/PMA or SGMII core.
- **clk125** is used as the 125 MHz reference clock for both cores, and the transmitter and receiver logic of the Zynq-7000 device PS ENETO/1 now operate in the same clock



domain. This is the clock derived by MMCM and IBUFDS from differential reference clock.



*Figure 3-64:* Zynq-7000 Device ENETO/1 Extended to Include SGMII Using Zynq-7000 Device Synchronous LVDS



## **Special Design Considerations**

This section describes the unique design considerations associated with implementing the core.

## **Power Management**

No power management considerations are recommended for the core when using it with the TBI. When using the core with a Zynq-7000, Virtex-7, Kintex-7 or Artix-7 device, the transceiver can be placed in a low-power state in either of the following ways:

- Writing to the PCS Configuration Register 0 (if using the core with the optional management interface). The low-power state can only be removed by issuing the core with a reset. This reset can be achieved either by writing to the software reset bit in the PCS Configuration Register 0, or by driving the core reset port.
- Asserting the Power Down bit in the configuration\_vector (if using the core without the optional management interface). The low-power state can only be removed by issuing the core with a reset by driving the reset port of the core.

## **Start-up Sequencing**

IEEE 802.3-2008 clause 22.2.4.1.6 states that by default, a PHY should power up in an isolate state (electrically isolated from the GMII).

- If you are using the core with the optional management interface, it is necessary to write to the PCS Configuration Register 0 to take the core out of the isolate state.
- If using the core without the optional management interface, it is the responsibility of the client to ensure that the isolate input signal in the configuration\_vector is asserted at power-on.

## Loopback

This section details the implementation of the loopback feature. Loopback mode is enabled or disabled by either the MDIO Management Interface in Chapter 2 or by the Configuration and Status Vectors in Chapter 2.

#### Core with the TBI

There is no physical loopback path in the core. Placing the core into loopback has the effect of asserting logic 1 on the ewrap signal of the TBI (see TBI Ports). This instructs the attached PMA SerDes device to enter loopback mode as shown in Figure 3-65.







Figure 3-65: Loopback Implementation Using the TBI

#### Core with Transceiver

The loopback path is implemented in the core as shown in Figure 3-66. When placed into loopback, the data is routed from the transmitter path to the receiver path at the last possible point in the core. This point is immediately before the device-specific transceiver (or LVDS transceiver) interface. When placed in loopback, the core creates a constant stream of Idle code groups that are transmitted through the serial or GTP transceiver in accordance with the IEEE 802.3-2008 specification.

Earlier versions (before v5.0) of the core implemented loopback differently. The serial loopback feature of the device-specific transceiver was used by driving the loopback[1:0] port of the device-specific (serial or GTP) transceiver. This is no longer the case, and the loopback[1:0] output port of the core is now permanently set to logic "00." However, for debugging purposes, the loopback[1:0] input port of the device-specific transceiver can be directly driven by the user logic to place it in either parallel or serial loopback mode.



*Note:* Loopback is not supported by the core when RxGmiiClkSrc=RXOUTCLK.

Loopback occurs in core

X12798-031417

165





## Chapter 4

## **Design Flow Steps**

This chapter describes customizing and generating the core, constraining the core, and the simulation, synthesis and implementation steps that are specific to this IP core. More detailed information about the standard Vivado® design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994) [Ref 16]
- Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 17]
- Vivado Design Suite User Guide: Getting Started (UG910) [Ref 18]
- Vivado Design Suite User Guide: Logic Simulation (UG900) [Ref 19]

## **Customizing and Generating the Core**

The 1G/2.5G Ethernet PCS/PMA or SGMII core is generated using the IP catalog. This section describes the Vivado IDE options used to generate and customize the core.

If you are customizing and generating the core in the Vivado IP integrator, see the Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994) [Ref 16] for detailed information. Vivado IDE might auto-compute certain configuration values when validating or generating the design, as noted in this section. You can view the parameter value after successful completion of validate\_bd\_design command.

FREQ\_HZ,PHASE and CLK\_DOMAIN properties are propagated from gt0\_drpclk\_in to rest of the signals of DRP interface when DRP interfaces is selected (by enabling transceiver debug signals).

You can customize the core for use in your design by specifying values for the parameters associated with the core using the following steps:

- 1. Select the IP core from the IP catalog.
- 2. Double-click the selected IP core or select the **Customize IP** command from the tool bar or right-click menu.

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 17] and the Vivado Design Suite User Guide: Getting Started (UG910) [Ref 18].



*Note:* Figures in this section are illustrations of the Vivado IDE. This layout might vary from the current version.


#### **Component Name**

The component name is used as the base name of the output files generated for the core. Names must begin with a letter and must be composed from the following characters: a through z, 0 through 9 and "\_."

## **Board Tab**

Figure 4-1 displays the option to enable the additional board support flow with the core. This option is available only when the project is created by selecting a board from the list of boards available.

1G/2.5G Ethernet PCS/PMA or SGMII (16.1)		4
Ocumentation 🚔 IP Location C Switch to Defaults		
bootmentation  recation  Show disabled ports  + mdio_pcs_pma + gmit_pcs_pma + gmit_pcs_pma gma_refick independent_clock_bufg userClk  stp + independent_clock_bufg userClk  pma_reset gtpowergood mmcm_locked rxoutClk  phyaddr[4:0] mmcm_reset configuration_veltor[4:0] an_adv_config_veltor[15:0] an_adv_config_val an_restar_config reset signal_detect	Component Name gig_ethernet_pcs_pma_0  Board Data Rate Standard Core Functionality Shared Associate IP Interface with board Interface IP Interface MDI0 ETHERNET DIFFCLK  Clear Board Parameters	d Logic
		OK Cancel





## **Ethernet MAC Tab**

Figure 4-2 displays the Ethernet MAC selection screen. This screen is visible only for Zynq®-7000 devices.

A	Customize IP (on xhdl160127)	×
IK 1G/2.5G Ethernet PCS/PMA or SGMII (16.1)		4
1 Documentation 📄 IP Location C Switch to Defaults		
Show disabled ports  + mdio_pcs_pma + gmit_pcs_pma gtrefclk_bufg gtrefclk_bufg userclk userclk2 sfp +    pma_reset txoutclk mmcm_locked rxoutclk rxuserclk2 cpllock rxuserclk2 cpllock phyaddr[4:0] mmcm_reset configuration_vector[4:0] gmil_solate configuration_vector[4:0] status_vector[15:0] an_adv_config_vel an_restar_config reset signal_detect gt0_aplloutrefclk_in gt0_aplloutrefclk_in	Component Name       gig_ethernet_pcs_pma_0             Board       Ethernet MAC       Data Rate       Standard       Core Functionality       Shared Logic             Select Ethernet <ul> <li>Tri-Mode Ethernet MAC</li> <li>Zynq PS Gigabit Ethernet Controller</li> <li>Use this option if you are connecting the Ethernet 1000 Base-X PCS/PMA or SCMII core IP to a Tri-Mode Ethernet MAC instantiated in the Zynq Programmable Logic (PL)</li> </ul> Visit History Harden Ander Stantiated in the Zynq Programmable Logic (PL)	
	ОК	Cancel

*Figure 4-2:* Core Customization Screen for Zynq-7000 Devices – Ethernet MAC Tab

#### Select Ethernet

Select from the following Ethernet MACs:

- **Tri-Mode Ethernet MAC**: This option is used if the core is interfaced with the Tri-mode Ethernet MAC instantiated in the Zynq-7000 device Programmable Logic (PL)
- **Zynq-PS Gigabit Ethernet Controller**: This option is used if the core is interfaced with the Ethernet MAC (EMAC) present in the Zynq-7000 device processor subsystem (PS). The core and EMAC are connected through the EMIO interface.



## Data Rate Tab

Figure 4-3 displays the Data Rate tab in the core customization screen.

cumentation 📄 IP Location C Switch to Defaults		
Show disabled ports	Component Name glg_ethernet_pcs_pma_0 Board Ethernet MAC Data Rate Standard Core Functionality Shared Logic Select Data Rate  I G 2 5 G	
<pre># gmii_pcs_pma grefcik_bufg grefcik_bufg usercik usercik mmcm_locked rxvutcik rxusercik rxusercik rxusercik configuration_vector[4:0] mmcm_reset configuration_vector[4:0] gmi_lisolate configuration_vector[4:0] status_vector[15:0] an_adv_config_vector[15:0] status_vector[15:0] an_adv_configuration_valid an_restart_config reset signal_detect gt0_qplloutrefcik_in gt0_qplloutrefcik_in</pre>	Data rate will be 1G for 1000BASEX mode ,10/100/1000 Mbps for SGMII Mode of operation	

*Figure 4-3:* Core Customization Screen – Data Rate Tab

www.xilinx.com

#### Select Data Rate

Select the data rate to support 1G maximum speed or 2.5G speed.



## **Standard Tab**

Figure 4-4 shows the Standard tab in the core customization screen.

A 1G/2.5G Ethernet PCS/PMA or SGMII (16.1)	Customize IP (on xhdl160127)	×
Documentation 🕞 IP Location C Switch to Defaults		
Show disabled ports + mdio_pcs_pma + gmii_pcs_pma gtrefclk_bufg gtrefclk independent_clock_bufg userclk userclk userclk widependent_clock_bufg userclk configuration_vector[4:0] configuration_vector[4:0] an_adv_config_val an_interupt an_adv_config_val an_interupt signal_dtect gt0_qpiloutrefclk_in gt0_qpiloutrefclk_in	Component Name       gig_ethernet_pcs_pma_0         Foard       Ethernet MAC       Data Rate       Standard         Image: Select Standard       Image: Select Standard       Standard         Image: Image: Image: Select Standard       Image: Select Standard       Standard         Image: Image: Image: Select Standard       Image: Select Standard       Standard         Image: Image: Select Standard will be generated       Image: Select Standard will be generated       Image: Select Standard will be generated         Image: Additional transceiver control and status ports       Image: Select	©
	ОК	Cancel

*Figure 4-4:* Core Customization Screen – Standard Tab

#### Select Standard

Select from the following standards for the core:

- 1000BASE-X: 1000BASE-X Physical Coding Sublayer (PCS) functionality is designed to the IEEE 802.3 specification. Depending on the choice of physical interface, the functionality can be extended to include the 1000BASE-X Physical Medium Attachment (PMA) sublayer. Default setting.
- **SGMII**: Provides the functionality to provide a GMII to SGMII bridge, as defined in the *Serial-GMII Specification V1.7* (Cisco Systems, ENG-46158). SGMII can be used to replace GMII at a much lower pin count and for this reason is often favored by Printed Circuit Board (PCB) designers.
- **BOTH**: (A combination of 1000BASE-X and SGMII). Combining the 1000BASE-X and SGMII standards lets you dynamically configure the core to switch between



1000BASE-X and SGMII standards. The core can be switched by writing through the MDIO management interface.

### **Core Functionality Tab**

Figure 4-5 displays the Core Functionality tab in the core customization screen.

Documentation 🗁 IP Location C Switch to Defaults		
Show disabled ports	Component Name gig_ethernet_pcs_pma_0 Board Ethernet MAC Data Rate Standard Core Functionality Shared Logic Physical Interface	6
+ mdio_pcs_pma + gmii_pcs_pma trefcik independent_clock_bufg usercik sfp + usercik gtpowergood mmcm_locked rxoutcik rxusercik resetdone rxusercik collock phyadr[4:0] mmcm_reset configuration_vector[4:0] gmii_solate configuration_vector[15:0] status_vector[15:0] an_adv_config_val an_restar_config reset signal_detect	<ul> <li>Device Specific Transceiver</li> <li>LVDS Serial</li> </ul> The Physical Interface will be device specific transceiver <b>Transceiver options</b> Reference Clock Frequency (MHz) 125 v   Transceiver Location X0Y4 v   DRP Clock Frequency (MHz) 50.0 0   Receive CMII Clock Source TXOUTCLK v     Management Options   MDIO Management Interface for external PHY   Auto Negotiation	

*Figure 4-5:* Core Customization Screen – Core Functionality Tab for UltraScale Devices

#### **Physical Interface**

Depending on the target architecture, up to three physical interface options are available for the core.

- **Device Specific Transceiver**: Uses a transceiver specific to the selected family to extend the 1000BASE-X functionality to include both PCS and PMA sub-layers. It is available for UltraScale+<sup>™</sup>/UltraScale<sup>™</sup>, Zynq-7000, Virtex<sup>®</sup>-7, Kintex-7 and Artix<sup>®</sup>-7 devices. For additional information, see 1000BASE-X or 2500BASE-X with Transceivers.
- **Ten Bit Interface (TBI)**: Provides 1000BASE-X, 2500BASE-X, SGMII or 2.5G SGMII functionality with a parallel TBI used to interface to an external Serializer/Deserializer (SerDes). This is available for Kintex-7 devices.

## **E** XILINX<sub>®</sub>

 LVDS Serial: Virtex-7 and Kintex-7 devices, -2 speed grade or faster for devices with HR Banks and -1 speed grade or faster for devices with HP Banks for performing the SGMII Standard. Artix-7 and Spartan-7 devices, -2 speed grade or higher, can fully support SGMII using standard LVDS SelectIO<sup>™</sup> technology logic resources. Zynq-7000 devices, -2 speed grade or faster for XC7Z010/20 devices and -1 speed grade or faster for XC7Z030/45/100 devices, can fully support SGMII using standard LVDS SelectIO<sup>™</sup> technology logic resources. This enables direct connection to external PHY devices without the use of an FPGA transceiver.

#### **Transceiver Options**

• **GT TYPE (GT\_Type)**: Selects the type of transceiver (GTH/GTY). Applicable only for UltraScale and UltraScale+ devices with GTH and GTY transceivers. This option is enabled only for UltraScale+/UltraScale devices.

Valid Values: GTH (Default) and GTY

- **Reference Clock Frequency (MHz)**: This specifies the GT reference clock rate. Valid values are selected in the drop-down menu.
- **Transceiver Location**: This specifies the GT Location. Valid values are selected in the drop-down menu.
- **DRP Clock Frequency**: drpclock and independent clock frequency.
  - a. If the Transceiver Control and status is enabled, this corresponds to the DRP clock input. It is recommended to connect the independent clock to the same clock frequency.
  - b. If the Transceiver Control and status is disabled this corresponds to the independent clock.

Valid values:

6.25-62.5 MHz (MaxDataRate is 1G) 6.25-156.25 MHz (MaxDataRate is 2\_5G)

• **LVDS Reference Clock Frequency**: This specifies the reference clock frequency for the synchronous SGMII LVDS solution. Valid values are selected through the drop-down menu. Applicable only for UltraScale devices.

#### RX Gmii Clk Src

• **Receive GMII Clock Source**: Selects the clock source for the receive path and the GMII RX interface. RxGmiiClkSrc=RXOUTCLK is not supported for the 2.5G data rates. The fabric elastic buffer is not required when RXOUTCLK is selected because the RX datapath is synchronous to the recovered clock. Therefore the **SGMII Capabilities** tab for SGMII speed selection is not required.



Valid values: TXOUTCLK (Default) and RXOUTCLK

#### Management Options

- **MDIO Management Interface**: Select this option to include the MDIO management Interface to access the PCS Configuration registers. An additional configuration vector interface is provided to write into management Registers 0 and 4 (see Configuration and Status Vectors).
- **MDIO Management Interface for external PHY**: Select this option to include an additional MDIO management interface to access the MDIO registers of the external PHY. This option is provided only when the MDIO management Interface is enabled.
- **Auto-Negotiation**: Select this option to include auto-negotiation functionality with the core. For more information (see Auto-Negotiation). The default is to include auto-negotiation.



**IMPORTANT:** For details on placement options for asynchronous LVDS see Lane Placement Parameters.

## **SGMII** Capabilities Tab

The SGMII Capabilities tab is *only* displayed if either SGMII or BOTH is selected in the Standard tab and *only* if the device-specific transceiver is selected as the Physical Interface in the Core Functionality tab.



Documentation 🕒 IP Location (	C Switch to Defaults								
Show disabled ports	Compone	Component Name gig_ethernet_pcs_pma_0							
		Board	Ethernet MAC	Data Rate	Standard	Core Functionality	SGMII Capabilities	SGMII Operation Mode	Shared Logi
		SGMII	Mode						
		0	0 10/100/1000	Mb/s (clock tole	erance compl	iant with ethernet specif	ication)		
+ mdio_pcs_pma + gmii_pcs_pma			0 10/100/1000	Mb/s (restricted	i tolerance fo	r clocks) OR 100/1000	Mb/s		
gtrefcik independent_clock_bufg usercik usercik mmcm_locked rxusercik rxusercik rxusercik onfiguration_vector[4:0] configuration_valid an_adv_config_val an_etart_config speed_is_10_100 speed_is_100 reset signal_detect	sgmii +    txoutcik gtoowergood rxoutcik resetdone cpillock mmcm_reset sgmii_cik_r sgmii_cik_r sgmii_cik_r gmii_solate an_interrupt status_vector[15:0]	require	d (100 slices and	1 BRAM per co	ore). This opti-	h 100ppm tolerance,th on is reliable for all imp jumbo frames (see Pro	lementations using stan	dard ethernet	

*Figure 4-6:* Core Customization Screen – SGMII Capabilities Tab

This screen lets you select the receive elastic buffer type to be used with the core. Before selecting this option, see Receive Elastic Buffer.





## SGMII Operation Mode Tab

The SGMII Operation Mode tab is only displayed if either SGMII or BOTH is selected in the Standard tab.

Show disabled ports									
Show disabled ports		Compone	Component Name gig_ethernet_pcs_pma_0						
pmg_reset           mmcm_locked           rxuserclk2           phyaddr[4:0]           configuration_vector[4:0]           s           configuration_valid           an_adv_config_val           an_etv_config_val	sgmii + txoutcik powergood resetdone cplilock mcm_reset sgmii_cik_r sgmii_cik_r mii_stolate n_interrupt ector[15:0]	SG The SG	Ethernet MAC	on Advertiseme		Core Functionality	SGMII Capabilities	SGMII Operation Mode	Shared Logic

Figure 4-7: Core Customization Screen – SGMII Capabilities Tab

www.xilinx.com

This screen lets you select the core to operate in the PHY mode or Media Access Controller (MAC) mode.



## Shared Logic Tab

Figure 4-8 displays the shared logic placement options available in the IP core.




Figure 4-8: Shared Logic Placement Options

### Shared Logic

Determines whether some shared clocking logic is included as part of the core or as part of the example design.

## GT in Example Design

This option is available only if **Include Shared logic in Example Design** is selected. This moves the transceiver from the core to the Support level instance. When this option is selected generation of additional transceiver control and status ports is disabled. This option is available only for UltraScale architecture designs

## **Regeneration of 7 Series/Zynq-7000 Transceiver Files**

Transceiver files for 7 series and Zynq-7000 devices can be generated using transceiver wizards by generating the GT Wizard IP using the following configuration:





- For BASE-X or SGMII without fabric elastic buffer mode: Select the Protocol as gigabit ethernet CC and generate the GT Wizard IP. For 2.5G data rates select the TX and RX line rates to be 3.125 Gb/s.
- For SGMII with fabric elastic buffer/ Dynamic Switching modes: Select Protocol as gigabit ethernet noCC and generate the GT Wizard IP. For 2.5G data rates select the TX and RX line rates to be 3.125 Gb/s.
- The files delivered can include some or all of the following:

## **Output Generation**

The 1G/2.5G Ethernet PCS/PMA or SGMII solution delivers files into several filegroups. By default the filegroups necessary for use of the core or opening the IP example design are created when the core is generated. If additional filegroups are required these can be selected using the generate option. The filegroups generated can be seen in the IP Sources tab of the Sources window where they are listed for each IP in the project. The filegroups available for the 1G/2.5G Ethernet PCS/PMA or SGMII solution are described in the following subsections.

#### Examples

Includes all source required to be able to open and implement the IP example design project, that is, the example design HDL and the example design XDC file.

#### **Examples Simulation**

Includes all source required to be able to simulate the IP example design project. This is the same list of HDL as the Examples filegroup with the addition of the demonstration test bench HDL.





#### Synthesis

Includes all synthesis sources required by the core. This is a mix of both encrypted and unencrypted source. Only the unencrypted sources are visible.

#### Simulation

Includes all simulation sources required by the core. Simulation of the core is not supported without the addition of a test bench (not supplied). Simulation of the example design is supported.

When EXAMPLE\_SIMULATION is set, the link timer for Auto-Negotiation is pre-loaded with a smaller value. When EXAMPLE\_SIMULATION is set, the core also pre-loads the 3 ms counter for the 7 series transceiver in startup FSM with a smaller value to decrease the simulation time.

For SGMII over LVDS, setting EXAMPLE\_SIMULATION pre-loads the eye\_mon\_wait\_time counter to a lower value to decrease the simulation time.

**Note:** In the Asynchronous SGMII/1000BASE-X over LVDS solution, EXAMPLE\_SIMULATION should be 1 to simulate the design in post synthesis and post implementation simulations. This is because the RIU register that is used in the calibration sequence in the clock\_reset module is not supported in simulation and always returns a 0 value when read. However EXAMPLE\_SIMULATION should be set to 0 when the design is implemented in a device.

**Note:** The EXAMPLE\_SIMULATION generic is provided in all modes to reduce simulation time. In simulation, the value of EXAMPLE\_SIMULATION should be 1. In implementation, the value of EXAMPLE\_SIMULATION should be 0. To change the EXAMPLE\_SIMULATION attribute you need to use the following command before the generation of the output products:

#### set\_property CONFIG.EXAMPLE\_SIMULATION {1} [get\_ips <component\_name>]



**IMPORTANT:** EXAMPLE\_SIMULATION generic should be set to 1 only for simulation; for synthesis this should be reset to 0.

For more detail, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 17].

#### **User Parameters**

Table 4-1 shows the relationship between the fields in the Vivado IDE and the User Parameters (which can be viewed in the Tcl Console).

Table 4-1:	Vivado IDE Parameter to User Parameter Relationship
------------	---

Vivado IDE Parameter/Value	User Parameter/Value	Default Value
MDIO	ETHERNET_BOARD_INTERFACE	Custom
DIFFCLK	DIFFCLK_BOARD_INTERFACE	Custom
MDIO	MDIO_BOARD_INTERFACE	Custom



Vivado IDE Parameter/Value	User Parameter/Value	Default Value
Standard	Standard	1000BASEX
Data Rate	MaxDataRate	1G
Physical Interface	Physical_Interface	Transceiver
Rx Gmii Clk Src	RxGmiiClkSrc	TXOUTCLK
MDIO Management Interface	Management_Interface	true
MDIO Management Interface for external PHY	Ext_Management_Interface	false
Auto Negotiation	Auto_Negotiation	true
SGMII Mode	SGMII_Mode	10_100_1000
SGMII PHY Mode	SGMII_PHY_Mode	false
Select Ethernet	EMAC_IF_TEMAC	TEMAC
Shared Logic	SupportLevel	Include_Shared_Logic_in_ Example_Design
GT in Example Design	GTinEx	false
Additional transceiver control and status ports	TransceiverControl	false
Reference Clock Frequency (MHz)	RefClkRate	125
LVDS Reference Clock	LvdsRefClk	125
DRP Clock Frequency (MHz)	DrpClkRate	50.0
Number of Lanes	NumOfLanes	1
Tx In Upper Nibble	Tx_In_Upper_Nibble	1
TxLane0 Placement	TxLane0_Placement	DIFF_PAIR_0
RxLane0 Placement	RxLane0_Placement	DIFF_PAIR_0
TxLane1 Placement	TxLane1_Placement	DIFF_PAIR_1
RxLane1 Placement	RxLane1_Placement	DIFF_PAIR_1
EnableAsyncSGMII	EnableAsyncSGMII	FALSE
Transceiver Location	GT_Location	X0Y0
GT Туре	GT_Type	GTH

#### Table 4-1: Vivado IDE Parameter to User Parameter Relationship (Cont'd)

## **Constraining the Core**

This section contains information about constraining the core in the Vivado Design Suite. It defines the constraint requirements of the 1G/2.5G Ethernet PCS/PMA or SGMII solution.



## **Required Constraints**

The 1G/2.5G Ethernet PCS/PMA or SGMII solution is provided with a core level XDC file. This provides constraints for the core that are expected to be applied in all instantiations of the core. This XDC file, named <component name>.xdc, can be found in the IP Sources tab of the Sources window in the Synthesis file group.

An example XDC is also provided with the HDL example design to provide the board level constraints. This is specific to the example design and, as such, is only expected to be used as a template for the user design. See Chapter 5, Example Design. This XDC file, named <component name>\_example\_design.xdc, is found in the IP Sources tab of the Sources window in the Examples file group.

The core level XDC file inherits some constraints from the example design XDC file. In any system it is expected that you will also provide an XDC file to constrain the logic in which the 1G/2.5G Ethernet PCS/PMA or SGMII solution is instantiated.

## Device, Package, and Speed Grade Selections

The core can be implemented in UltraScale+, UltraScale, Zynq-7000 SoC, Virtex-7, Kintex-7, Artix-7, and Spartan-7 devices. The modes supported for specific devices are described in Table 2-1.

## **Clock Frequencies**

The 1G/2.5G Ethernet PCS/PMA or SGMII solution has a variable number of clocks with the precise number required being dependent upon the specific parameterization. As the core targets various transceiver options, there are associated clock frequency requirements.

Clock Name	Parametrization	Frequency Requirement
gtrefclk	Present if serial transceiver is used	125 MHz or user selectable value for UltraScale+/UltraScale devices.
txoutclk	Present if serial transceiver is used	62.5 or 125 MHz depending on serial transceiver used for 1G data rate. For 2.5G data rates for 7 series and Zynq devices this clock frequency is 125 MHz, For UltraScale+/UltraScale devices the frequency is 312.5 MHz.
userclk	Present if serial transceiver is used	62.5 MHz for 1G line rate. For 2.5G data rates this clock frequency is 156.25 MHz.
userclk2	Present if serial transceiver is used	125 MHz for 1G data rates. For 2.5G data rates this clock frequency is 312.5 MHz.
sgmii_clk	Present in SGMII Mode	1.25 MHz, 12.5 MHz or 125 MHz for 1G data rates. For 2.5 data rates 312.5 MHz is applicable because the core supports only the 2.5 Gb/s data rate.

Table 4-2:Clock Frequencies





Clock Name	Parametrization	Frequency Requirement
rxoutclk	Present if serial transceiver is used.	This is recovered clock by transceiver from the input serial data. for 1G data rate this frequency is 62.5 MHz. For 2.5G rate this is 156.25 MHz.
rxuserclk/ rxuserclk2	Present if serial transceiver is used.	This is the looped back version of rxoutclk after passing through a BUFG. When the fabric elastic buffer is not used (1000BASE-X or 2500BASE-X and 100_1000 SGMII modes) this is not used within the core. The BUFG can be replaced in clocking logic with a BUFR-BUFMR/BUFH. For 7 series devices, when RxGmiiClkSrc=RXOUTCLK, rxuserclk2 is twice the RXOUTCLK rate.
gtx_clk	Present in TBI Mode	125 MHz
pma_tx_clk	Present in TBI Mode	125 MHz
pma_rx_clk	Present in TBI Mode	125 MHz
clk625	Present in LVDS Mode	625 MHz
clk208	Present in LVDS Mode	208 MHz
clk104	Present in LVDS Mode	104 MHz

Table 4-2: Clock Frequencies (Cont'd)

## **Clock Management**

This section is not applicable for this IP core.

## **Clock Placement**

This section is not applicable for this IP core.

# Banking

This section is not applicable for this IP core.

## **Transceiver Placement**

This section is not applicable for this IP core.

# I/O Standard and Placement

There are no specific I/O standard/placement requirements on most interfaces. Depending upon the device family, part and package chosen there are two types of I/O available for use. HP I/O is intended for support of high-speed interfaces and as such is limited to 1.8 V support. HP I/O support both Input and Output Delays components. HR I/O is intended for interfaces with higher voltage requirements and has a more limited supported frequency range. HR I/O only supports Input Delay components.





Both MII and GMII are 3.3 V standards. However the majority of PHYs are multi-standard and operate at either 2.5 V or 3.3 V and this is also true of the PHYs selected for Xilinx development boards. This means that for most applications the physical interfaces are restricted to either using HR I/O, where available, or HP I/O with an external voltage converter to translate between 1.8 V and the minimum level required by the PHY of 2.5 V.



**IMPORTANT:** For any board design it is very important to identify which type of I/O is available/being used.

In most of the applications the GMII interface of the core is interfaced to Xilinx TEMAC core in the FPGA, which means that no IP standard/placement is required for that interface.

# Simulation

For comprehensive information about Vivado simulation components, as well as information about using supported third-party tools, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [Ref 19].



**IMPORTANT:** For cores targeting 7 series or Zynq-7000 devices, UNIFAST libraries are not supported. Xilinx IP is tested and qualified with UNISIM libraries only.

All simulation sources are included that are required by the core. Simulation of PCS-PMA at the core level is not supported without the addition of a test bench (not supplied). Simulation of the example design is supported.

**Note:** EXAMPLE\_SIMULATION generic is provided in all modes to reduce simulation time. In simulation, the value of EXAMPLE\_SIMULATION should be 1. In implementation, the value of EXAMPLE\_SIMULATION should be 0. To change the EXAMPLE\_SIMULATION attribute you need to run the following command before the generation of output products:

set\_property CONFIG.EXAMPLE\_SIMULATION {1} [get\_ips <component\_name>]



**IMPORTANT:** *EXAMPLE\_SIMULATION generic should be set to 1 only for simulation; for synthesis this should be reset to 0.* 



# **Synthesis and Implementation**

For details about synthesis and implementation, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 17].

All synthesis sources are included that are required by the core. This is a mix of both encrypted and unencrypted source. Only the unencrypted sources are visible and optionally editable by using the **Unlink IP Vivado** option.



# Chapter 5

# **Example Design**

The example designs provided with the core are described in detail in this chapter. For information about the Demonstration Test Bench, see Chapter 6, Test Bench.

For all the example designs described in this chapter the file locations for the top level and block level VHDL and Verilog example designs are as follows. The contents of the files, which are different, depending on the core configuration, are described in the respective sections.

The following files describe the top level for the core:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
example_design.v[hd]</project_name>_example_design.v[hd]
```

The following files describe the block level example design for the core:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
example_design/<component_name>.v[hd]
```

# **1000BASE-X or 2500BASE-X with Transceiver** Example Design

Figure 5-1 shows the example design for the core using a device-specific transceiver (UltraScale+™/UltraScale™ architecture, 7 series or Zynq<sup>®</sup>-7000).




Figure 5-1: Core Example Design HDL Using a Device-Specific Transceiver



The top level of the example design (<component\_name>\_example\_design) creates a specific example that can be simulated, synthesized, implemented, and if required, placed on a suitable board and demonstrated in hardware. The top level of the example design performs the following functions:

- Instantiates the block level HDL
- Instantiates shared logic if shared logic in the example design is selected (see Shared Logic for more information)
- A transmitter elastic buffer
- GMII interface logic, including IOB instances

*Note:* The optional transceiver control and status ports are not shown here. These ports have been brought up to the <component\_name> module level.

## **Transmitter Elastic Buffer**

The transmitter elastic buffer is described in the following files:

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
example_design/<component_name>_tx_elastic_buffer.v[hd]
```


When the GMII is used externally (as in this example design), the GMII transmit signals (inputs to the core from a remote MAC at the other end of the interface) are synchronous to a clock that is likely to be derived from a different clock source to the core. For this reason, GMII transmit signals must be transferred into the core main clock domain before they can be used by the core and device-specific transceiver. This is achieved with the TX elastic buffer, an asynchronous FIFO implemented in distributed RAM. The operation of the elastic buffer is to attempt to maintain a constant occupancy by inserting or removing any idle sequences. This causes no corruption to the frames of data.

When the GMII is used as an internal interface, it is expected that the entire interface will be synchronous to a single clock domain, and the transmitter elastic buffer should be discarded.



# SGMII/Dynamic Switching Using a Transceiver Example Design

Figure 5-2 shows an example design for top level HDL for the core in SGMII (or dynamic switching) mode using a device-specific transceiver (UltraScale+™/UltraScale™ architecture, 7 series, or Zynq-7000 devices). Dynamic switching is not supported in 2.5G mode. The 2.5G SGMII mode structure is the same as that of 1G SGMII.



#### Figure 5-2: Example Design HDL in 1G or 2.5G SGMII Mode Using a Device-Specific Transceiver

The top level of the example design creates a specific example which can be simulated, synthesized and implemented. The top level of the example design performs the following functions:

- Instantiates the block level HDL
- Instantiates shared logic if shared logic in the example design is selected (see Shared Logic for more information)
- Clock management logic for the core and the device-specific transceiver, including DCM (if required) and Global Clock Buffer instances
- External GMII logic, including IOB and DDR register instances, where required





# Synchronous SGMII over LVDS Example Design

Figure 3-19 shows the HDL example design that is provided for the SGMII over Zynq-7000 and 7 series device LVDS implementation. The top level of the example design creates a specific example that can be simulated, synthesized and implemented. The 2.5G mode is not supported in this case. The core netlist in this implementation is identical to that of 1G/2.5G Ethernet PCS/PMA or SGMII Using a Device-Specific Transceiver.

# Top Level

The example design HDL top level performs the following:


- Instantiates the block level HDL
- Instantiates shared logic if shared logic in the example design is selected (see Shared Logic for more information)
- Adds external GMII logic, including IOB and DDR register instances, where required. This
  module adds I/O logic to the GMII of the SGMII ports. This is included only to create a
  standalone design that can be implemented in an FPGA and simulated in both functional
  and timing simulation for the purposes of providing a complete SGMII design example.
  Discard this level of hierarchy and instantiate the block level in your own design.

# Asynchronous 1000BASE-X/SGMII over LVDS Example Design

Figure 5-3 shows the HDL example design that is provided for the Asynchronous 1000BASE-X/SGMII over UltraScale and UltraScale+ device LVDS implementation. The top level of the example design creates a specific example that can be simulated, synthesized and implemented. The 2.5G mode is not supported in this case. The core netlist in this implementation is identical to that of 1G/2.5G Ethernet PCS/PMA or SGMII Using a Device-Specific Transceiver.

www.xilinx.com

# **E** XILINX<sub>®</sub>



X17633-042919

*Figure 5-3:* Example Design for Asynchronous 1000BASE-X/SGMII over LVDS

## **Top Level**

The example design HDL top level performs the following:

- Instantiates the 1-3 lanes block level HDL
- Instantiates shared logic if shared logic in the example design is selected (see Shared Logic for more information)



# **1000BASE-X with TBI Example Design**

Figure 5-4 shows the example design for a top level HDL with a 10-bit interface (TBI). The 2.5G mode is not supported in this case.




Figure 5-4: Example Design HDL for the Core with TBI

# Top Level

The top level of the example design creates a specific example that can be simulated, synthesized, implemented, and if required, placed on a suitable board and demonstrated in hardware. The top level of the example design performs the following functions:

- Instantiates the block level HDL
- Clock management logic, including DCM and Global Clock Buffer instances, where required
- A transmitter elastic buffer
- GMII interface logic, including IOB and DDR registers instances, where required

The example design HDL top level connects the GMII of block level to external IOBs. This allows the functionality of the core to be demonstrated using a simulation package as described in this guide. The example design can also be synthesized and placed on a suitable board and demonstrated in hardware, if required.



# **Transmitter Elastic Buffer**

The transmitter elastic buffer is described in the following files:


```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/
<component_name>/example_design/<component_name>_tx_elastic_buffer.v[hd]
```

When the GMII is used externally (as in this example design), the GMII transmit signals (inputs to the core from a remote Ethernet MAC at the other end of the interface) are synchronous to a clock, which is likely to be derived from a different clock source to the core. For this reason, GMII transmit signals must be transferred into the core main clock domain before they can be used by the core. This is achieved with the TX elastic buffer, an asynchronous FIFO implemented in distributed RAM. The operation of the elastic buffer is to attempt to maintain a constant occupancy by inserting or removing Idle sequences as necessary. This causes no corruption to the frames of data.

When the GMII is used as an internal interface, it is expected that the entire interface is synchronous to a single clock domain, and the TX elastic buffer should be discarded.

# SGMII/Dynamic Switching with TBI Example Design

Figure 5-5 shows an example design for the top level HDL for the core in SGMII (or dynamic switching) mode with the TBI. The 2.5G mode is not supported in this case.







# Top Level

The top level of the example design creates a specific example that can be simulated, synthesized, implemented, and if required, placed on a suitable board and demonstrated in hardware. The top level of the example design performs the following functions:

- Instantiates the block level HDL
- An instance of the SGMII block level
- Derives the clock management logic, including DCM and Global Clock Buffer instances, where required
- Implements external GMII logic, including IOB and DDR register instances, where required

The example design HDL top level connects the GMII of the block level to external IOBs. This allows the functionality of the core to be demonstrated using a simulation package.



# Chapter 6

# Test Bench

This chapter contains information about the demonstration test bench provided in the Vivado® Design Suite.

Figure 6-1 shows the demonstration test bench for the core using the TBI, a device-specific transceiver or the LVDS transceiver. The demonstration test bench is a simple VHDL or Verilog program to exercise the example design and the core.




Figure 6-1: Demonstration Test Bench

The top level test bench entity instantiates the example design for the core, which is the Device Under Test (DUT). A stimulus block is also instantiated and clocks, resets, and test bench semaphores are created. The following files describe the top level of the demonstration test bench:



```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
simulation/demo_tb.v[hd]
```

The stimulus block entity, instantiated from within the test bench top level, creates the Ethernet stimulus in the form of four Ethernet frames, which are injected into the GMII and PHY interfaces of the DUT. The output from the DUT is also monitored for errors. The following files describe the stimulus block of the demonstration test bench.

```
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/
simulation/stimulus_tb.v[hd]
```

Together, the top level test bench file and the stimulus block combine to provide the full test bench functionality, described in the sections that follow.

## **Core with MDIO Interface**

The demonstration test bench performs the following tasks:

- Input clock signals are generated.
- A reset is applied to the example design.
- The core is configured through the MDIO interface by injecting an MDIO frame into the example design. This disables auto-negotiation (if present) and takes the core out of the Isolate state.
- Four frames are injected into the GMII transmitter by the GMII stimulus block.
  - the first frame is a minimum length frame
  - the second frame is a type frame
  - the third frame is an errored frame
  - the fourth frame is a padded frame
- The data at the TBI/transceiver transmitter interface is converted to 10-bit parallel data (for the transceiver only, not when the TBI is used), then 8B/10B decoded. The resulting frames are checked by the TBI/PMA/SGMII Monitor against the stimulus frames injected into the GMII transmitter to ensure data integrity.
- The same four frames are generated by the TBI/PMA/SGMII Stimulus block. These are 8B/10B encoded, converted to serial data (for the transceivers only, not when the TBI is used), and injected into the TBI/transceiver receiver interface.
- Data frames received at the GMII receiver are checked by the GMII Monitor against the stimulus frames injected into the TBI/transceiver receiver to ensure data integrity.

## **Core without MDIO Interface**

The demonstration test bench performs the following tasks:

• Input clock signals are generated.





- A reset is applied to the example design.
- The core is configured using the Configuration Vector to take the core out of the Isolate state.
- Four frames are injected into the GMII transmitter by the GMII stimulus block.
  - the first frame is a minimum length frame
  - the second frame is a type frame
  - the third frame is an errored frame
  - the fourth frame is a padded frame
- The data at the TBI/transceiver transmitter interface is converted to 10-bit parallel data (for the transceiver only, not when the TBI is used), then 8B/10B decoded. The resultant frames are checked by the TBI/PMA/SGMII Monitor against the stimulus frames injected into the GMII transmitter to ensure data integrity.
- The same four frames are generated by the TBI/PMA/SGMII Stimulus block. These are 8B/10B encoded, converted to serial data (for the transceivers only, not when the TBI is used) and injected into the TBI/transceiver receiver interface.
- Data frames received at the GMII receiver are checked by the GMII Monitor against the stimulus frames injected into the TBI/transceiver receiver to ensure data integrity.

# **Customizing the Test Bench**

This section provides information about making modifications to the demonstration test bench files.

# **Changing Frame Data**

You can change the contents of the four frames used by the demonstration test bench by changing the *data* and *valid* fields for each frame defined in the stimulus block. Frames can be added by defining a new frame of data. Any modified frames are automatically updated in both stimulus and monitor functions.

## **Changing Frame Error Status**

Errors can be inserted into any of the predefined frames in any position by setting the *error* field to 1 in any column of that frame. Injected errors are automatically updated in both stimulus and monitor functions.

# **Changing the Core Configuration**

The configuration of the core used in the demonstration test bench can be altered.



# **E** XILINX<sub>®</sub>



**CAUTION!** Certain configurations of the core can cause the test bench to fail or cause processes to run indefinitely. For example, the demonstration test bench does not auto-negotiate with the design example. Determine the configurations that can safely be used with the test bench.

If the MDIO interface option has been selected, the core can be reconfigured by editing the injected MDIO frame in the demonstration test bench top level. Management Registers 0 and 4 can additionally be written though configuration\_vector[4:0] and an\_adv\_config\_vector[15:0] interface signals respectively. If the MDIO interface option has not been selected, the core can be reconfigured by modifying the configuration vector directly.

# **Changing the Operational Speed**

SGMII can be used to carry Ethernet traffic at 10 Mb/s, 100 Mb/s, 1 Gb/s, or 2.5 Gb/s. By default, the demonstration test bench is configured to operate at 1 Gb/s. The speed of both the example design and test bench can be set to the desired operational speed by editing the following settings, recompiling the test bench, then running the simulation again. The speed bits are not applicable for 2.5G SGMII

1 Gb/s Operation

set speed\_is\_10\_100 to logic 0


100 Mb/s Operation

set speed\_is\_10\_100 to logic 1
set speed\_is\_100 to logic 1

10 Mb/s Operation

set speed\_is\_10\_100 to logic 1
set speed\_is\_100 to logic 0







# Verification, Compliance, and Interoperability

This appendix provides details about how this IP core was tested for compliance. The core has been verified with extensive simulation and hardware verification.

# Simulation

A highly parameterizable transaction based test bench was used to test the core. Testing included the following:

- Register Access
- Loss of Synchronization
- Auto-Negotiation and error handling
- Frame Transmission and error handling
- Frame Reception and error handling
- Clock compensation in the elastic buffers

UltraScale+<sup>™</sup>, UltraScale<sup>™</sup>, Zynq<sup>®</sup>-7000, and 7 series device designs incorporating a device-specific transceiver require a Verilog LRM-IEEE 1364-2005 encryption-compliant simulator. For IP simulation, a mixed simulation license is required.

# **Hardware Testing**

The core has been tested on many hardware test platforms at Xilinx to represent different parameterizations, including the following:

 The core, used with a device-specific transceiver and using the 1000BASE-X standard, has been tested with the Xilinx Tri-Mode Ethernet MAC core, which follows the architecture shown in Figure 1-1. A test platform was built around these cores, including a backend FIFO capable of performing a simple ping function, and a test pattern generator. Software running on the embedded PowerPC® processor provided



access to all configuration and status registers. Version 3.0 of this core was taken to the University of New Hampshire Interoperability Lab (UNH IOL) where conformance and interoperability testing was performed.

• The core, used with a device-specific transceiver and using the SGMII standard, has been tested with the LogiCORE<sup>™</sup> IP Tri-Mode Ethernet MAC core. This was connected to an external PHY capable of performing 10BASE-T, 100BASE-T, and 1000BASE-T, and the system was tested at all three speeds. This follows the architecture shown in Figure 1-2 and also includes the PowerPC-based processor test platform described previously.



# Appendix B

# Upgrading

This appendix contains information about migrating a design from ISE<sup>®</sup> to the Vivado<sup>®</sup> Design Suite, and for upgrading to a more recent version of the IP core. For customers upgrading in the Vivado Design Suite, important details (where applicable) about any port changes and other impact to user logic are included.

# Migrating to the Vivado Design Suite

For information on migrating to the Vivado Design Suite, see the *ISE to Vivado Design Suite Migration Guide* (UG911) [Ref 20].

# Upgrading in the Vivado Design Suite

This section provides information about any changes to the user logic or port designations that take place when you upgrade to a more current version of this IP core in the Vivado Design Suite.

In/Out	Port Name	Description	What to do
Out	gtpowergood	See UltraScale FPGAs Transceivers Wizard Product Guide (PG182) [Ref 11] for UltraScale <sup>™</sup> and UltraScale+ <sup>™</sup> usage guidelines of the signal.	Port is useful in UltraScale+ device families when using gtrefclk for other applications.

#### Table B-1: Ports Added in V16.1

#### Table B-2: Parameters Added in V16.0

Generic Name	Applicability	Description	Values
InstantiateBitslice0	Applicable in Asynchronous 1000BASE-X/SGMII mode only	This indicates whether to instantiate BITSLICE0 if BITSLICE0 of RX_NIBBLE is unused.	True False



Table B-2:	Parameters Added in V16.0 (Cont'd)	
------------	------------------------------------	--

Generic Name	Applicability	Description	Values
RxNibbleBitslice0Used	Applicable in Asynchronous 1000BASE-X/SGMII mode only	This is an indication to the core if the BITSLICE0 of RX_NIBBLE is used for the clock.	True False
ClockSelection	Applicable in Asynchronous 1000BASE-X/SGMII mode only	This is applicable only when SGMII is selected as physical interface. Setting TRUE enables options for setting reference clock frequencies.	Sync Async

#### Table B-3: Ports Added in V16.0

In/Out	Port Name	Description	What to do
In	tx_dly_rdy_n <sup>(1)</sup>	TX delay ready from adjacent BYTE_GROUPs	ror multiple core
In	rx_dly_rdy_n <sup>(1)</sup>	RX delay ready from adjacent BYTE_GROUPs	instantiations connect to the appropriate port in
In	tx_vtc_rdy_n <sup>(1)</sup>	TX VTC ready from adjacent BYTE_GROUPs	the instance without
In	rx_vtc_rdy_n <sup>(1)</sup>	RX VTC ready from adjacent BYTE_GROUPs	Shared Logic in the Core.

Notes:

1. n=1, 2, 3.

## Ports Added from v15.2 to v16.0

Table B-4 does not list the ports separately for multi-lane asynchronous SGMII/BASE-X over LVDS prefixed with \_[lane\_number]. The definition of such signals is the same as the older signal definition except for the prefixed lane number in the signal name.

In/Out	Port Name	Description	What to do
In	phyaddr[4:0]	PHY address for the core	This has been converted from a parameter in earlier releases to a port.
In	dummy_port_in	Applicable only for Asynchronous 1000BASE-X/SGMII over LVDS mode. Enabled based on placement options for the IP.	Bring this signal to the top level and LOC this port to BITLISCE0 location of the RX_NIBBLE.
Out	tx_dly_rdy	Delay ready indication from TX IO logic	For multiple core instantiations connect this output from the instance without
Out	rx_dly_rdy	Delay ready indication from RX IO logic	shared logic to the tx_dly_rdy_n/ rx_dly_rdy_n port of the shared logic in the core.
Out	tx_vtc_rdy	VTC ready indication from TX IO logic	For multiple core instantiations connect this output from the instance without
Out	rx_vtc_rdy	VTC ready indication from RX IO logic	shared logic to the tx_vtc_rdy_n/ rx_vtc_rdy_n port of the shared logic in the core.

Table B-4:Ports Added in V16.0



#### Table B-4: Ports Added in V16.0 (Cont'd)

In/Out	Port Name	Description	What to do
Out	tx_logic_reset <sup>(1)</sup>	Reset for TX fabric logic	Can be kept open for the Ethernet
Out	rx_logic_reset <sup>(1)</sup>	Reset for RX fabric logic	application because enabling of the downstream logic can be handled by the core sync_status.
Out	rx_locked <sup>(1)</sup>	RX PLL locked indication	Can be kept open.
Out	tx_locked <sup>(1)</sup>	TX PLL locked indication	Can be kept open.
Out	tx_pll_clkout_phy_en		Port no longer available.
Out	rx_pll_clkout_phy_en		Port no longer available.
Out	tx_bsc_rst_out <sup>(1)</sup>	TX BITSLICE control reset	
Out	rx_bsc_rst_out <sup>(1)</sup>	RX BITSLICE control reset	
Out	rx_rst_dly_out <sup>(1)</sup>	Reset to RX delay lines	
Out	tx_rst_dly_out <sup>(1)</sup>	Reset to TX delay lines	For multiple core instantiations connect
Out	tx_bsc_en_vtc_out <sup>(1)</sup>	Enable VTC indication to TX BITSLICE control	For multiple core instantiations connect to the appropriate port in the instance without shared logic in the core.
Out	rx_bsc_en_vtc_out <sup>(1)</sup>	Enable VTC indication to RX BITSLICE control	
Out	tx_bs_en_vtc_out <sup>(1)</sup>	Enable VTC indication to TX BITSLICE	
Out	rx_bs_en_vtc_out <sup>(1)</sup>	Enable VTC indication to RX BITSLICE	
Out	riu_clk_out <sup>(1)</sup>	RIU clock from PLL	Can be kept open. For multiple core instantiations connect to the appropriate port in the instance without shared logic in the core.



In/Out	Port Name	Description	What to do
Out	riu_addr_out[5:0] <sup>(1)</sup>	RIU address	
Out	riu_wr_data_out[15:0] <sup>(1)</sup>	RIU write data	
Out	riu_wr_en_out <sup>(1)</sup>	RIU write enable	
Out	riu_nibble_sel_out[1:0] <sup>(1)</sup>	RIU Nibble select	
In	riu_rddata_n[15:0] <sup>(1)</sup> where N=1,2,3	RIU read data from other BYTE_GROUPS of the bank	
In	riu_valid_n <sup>(1)</sup> Where N=1,2,3	RIU valid from other BYTE_GROUPS of the bank	For multiple core instantiations connect to the appropriate port in the instance without shared logic in the core.
In	riu_prsnt_n <sup>(1)</sup> Where N =1,2,3	RIU present indication from other BYTE_GROUPS of the bank	
Out	rx_btval_n[8:0] <sup>(1)</sup> Where n=1,2,3	Calibration output from reset sequence. This is the count value of DELAY corresponding to 800 ps.	
Out	clk_rst_debug_out[7:0]		Port no longer available.
Out	tx_pll_clk_out <sup>(1)</sup>	TX PLL clock to RX IO logic	-
Out	rx_pll_clk_out <sup>(1)</sup>	RX PLL clock to RX IO logic	For multiple core instantiations connect to the appropriate port without shared logic in core.
Out	tx_rdclk_out <sup>(1)</sup>	Read clock from TX_BITSLICE FIFO.	

#### Table B-4: Ports Added in V16.0 (Cont'd)



#### Table B-4: Ports Added in V16.0 (Cont'd)

In/Out	Port Name	Description	What to do
In	rx_btval[8:0] <sup>(2)</sup>	Calibration output from reset sequence. This is the count value of DELAY corresponding to 800 ps.	
In	tx_bsc_rst <sup>(2)</sup>	TX_BITSLICE_CONTROL reset	
In	rx_bsc_rst <sup>(2)</sup>	RX_BITSLICE_CONTROL reset	
In	tx_bs_rst <sup>(2)</sup>	TX_BITSLICE reset	
In	rx_bs_rst <sup>(2)</sup>	RX_BITSLICE reset	
In	tx_rst_dly <sup>(2)</sup>	Reset to TX delay lines	
In	rx_rst_dly <sup>(2)</sup>	Reset to RX delay lines	
In	tx_bsc_en_vtc <sup>(2)</sup>	Enable VTC to TX BITSLICE control	
In	rx_bsc_en_vtc <sup>(2)</sup>	Enable VTC to RX BITSLICE control	For multiple core instantiations conne
In	tx_bs_en_vtc <sup>(2)</sup>	Enable VTC to TX BITSLICE	to the appropriate port from the instance with shared logic in the core.
In	rx_bs_en_vtc <sup>(2)</sup>	Enable VTC to RX BITSLICE	
In	riu_clk <sup>(2)</sup>	RIU clock	
ln	riu_addr[5:0] <sup>(2)</sup>	RIU address	
In	riu_wr_data[15:0] <sup>(2)</sup>	RIU write data	
In	riu_wr_en <sup>(2)</sup>	RIU write enable	
In	riu_nibble_sel[1:0] <sup>(2)</sup>	RIU Nibble select	
Out	riu_prsnt	RIU present	
Out	riu_valid <sup>(2)</sup>	RIU Valid	
Out	riu_rd_data[15:0] <sup>(2)</sup>	RIU Read data	
In	tx_pll_clk <sup>(2)</sup>	TX PLL clock to IO logic	
In	rx_pll_clk <sup>(2)</sup>	TX PLL clock to IO logic	
In	tx_rdclk <sup>(2)</sup>	Read clock from TX_BITSLICE FIFO.	

#### Notes:

1. This signal is applicable for asynchronous 1000BASE-X/SGMII over LVDS when Shared logic is in core.

2. This signal is applicable for asynchronous 1000BASE-X/SGMII over LVDS when shared logic is in example design.



## Parameters Added from v15.2 to v16.0

Table B-5 lists the parameters added to the core from v15.2 to v16.0.

Generic Name	Applicability	Description	Values
NumOfLanes	Applicable in asynchronous 1000BASE-X/SGMII mode only	Number of lanes of PCS/ PMA to be generated	1,2,3
Tx_In_Upper_Nibble			
TxLane0_Placement			
RxLane0_Placement	Applicable in asynchronous 1000BASE-X/SGMII mode only	See Lane Placement Parameters for details	
TxLane1_Placement	,		
RxLane1_Placement	*		
EnableAsyncSGMII	Selection between synchronous SGMII solution based on component mode vs asynchronous LVDS SGMII solution based on Native mode for UltraScale.	Synchronous SGMII can be implemented using Asynchronous Solution. However Synchronous SGMII solution is given in order to maintain backward compatibility.	TRUE: Use Native mode asynchronous solution for SGMII over LVDS implementation. FALSE: Use Component mode synchronous solution for SGMII over LVDS implementation.
GT_Location	Applicable in UltraScale and UltraScale+ device families	Selection logic for GT location in terms of X and Y co-ordinates.	

Table B-5: Parameters Added in V16.0

## Parameters Removed from v15.2 to v16.0

Table B-6 lists the parameters that have been removed from v15.2 of the core to v16.0.

Table B-6: Parameters Removed in V16.0

Generic Name	Applicability	Description
PHYADDR	Removed from all modes	This parameter has been converted into a port.



## Ports Added from v15.1 to v15.2

In/Out	Port Name and Width	Description	What to do
Output	recclk_mmcm_reset	MMCM reset for MMCM generating rxuserclk, rxuserclk2, when RxGmiiClkSrc=RXOUTCLK. This is output only when the clocking logic is a part of the example design and applicable only for 7 series devices with MMCM is used for clock multiplication.	Connect to input signal of TEMAC when TEMAC is generated in internal mode and selecting RX clock source as RXOUTCLK.
Output	sgmii_rx_clk_r	Differential clock for GMII RX data when RxGmiiClkSrc=RXOUTCLK in SGMII mode.	Connect to input signal of TEMAC when TEMAC is generated in internal mode and selecting RX clock source as RXOUTCLK.
Output	sgmii_rx_clk_f	Differential clock for GMII RX data when RxGmiiClkSrc=RXOUTCLK in SGMII mode.	Connect to input signal of TEMAC when TEMAC is generated in internal mode and selecting RX clock source as RXOUTCLK.
Output	sgmii_rx_clk_en	Clock for GMII RX data	Connect to input signal of TEMAC when TEMAC is generated in internal mode and selecting RX clock source as RXOUTCLK.
All port	s in Table 2-12	See the UltraScale FPGAs Transceivers Wizard LogiCORE IP Product Guide (PG182) [Ref 11] for a description of the ports.	

www.xilinx.com



## Parameters Added from v15.1 to v15.2

Table B-8 lists the parameters changes from v15.1 of the core to v15.2.

Generic Name	Applicability	Description	Values	
		This parameter selects the clock for the receive side of the core as TXOUTCLK or RXOUTCLK		
RxGmiiClkSrc	Applicable only when the physical interface is the transceiver.	The fabric elastic buffer is not required when RXOUTCLK is selected because the RX datapath is synchronous to the recovered clock. Therefore the <b>SGMII Capabilities</b> tab for SGMII speed selection is not required.	TXOUTCLK (default) RXOUTCLK	
GTinEx	Applicable only when Include_shared_logic_in_Exa mple_Design is selected for UltraScale and UltraScale+ devices.	When this parameter is selected, the Gigabit transceiver is pulled to shared level instance from the core.	True False (default)	
GT_Type	Applicable only for UltraScale and UltraScale+ devices with GTH and GTY transceiver types.	Selects the transceiver type to be generated.	GTH (default) GTY	

## Ports Added from v15.0 to v15.1

Table B-9 lists the ports added from v15.0 of the core to v15.1.

In/Out	Port Name and Width	Port Name and Width Description	
Input	gt_gtrefclk1	Reference clock option for UltraScale+™/UltraScale™ GT. This is enabled only when debug ports are enabled.	
Input	ut gt_cpllrefclksel[2:0] Reference clock select line for UltraScale+/UltraScale GT. This is enabled only when debug ports are enabled.		Default value is 3'b001 for gtrefclk0
Input	refclk625_p	LVDS reference clock when LvdsRefclk is selected as 625 MHz <sup>(1)</sup> .	
Input	refclk625_n	LVDS reference clock when LvdsRefclk is selected as 625 MHz <sup>(1)</sup> .	



In/Out	Port Name and Width	Description	What to do
Input	refclk156_25_p	LVDS reference clock when LvdsRefclk is selected as 156.25 MHz <sup>(1)</sup> .	
Input	refclk156_25_n	LVDS reference clock when LvdsRefclk is selected as 156.25 MHz <sup>(1)</sup> .	

Table B-9: Port Changes in v15.1 (Cont'd)

#### Notes:

1. Applicable only for UltraScale devices.

## Parameters Added from v15.0 to v15.1

Table B-10 lists the port changes from v15.0 of the core to v15.1.

Table B-10: Parameters Added in v15.1

Generic Name	Applicability	Description	Values
LvdsRefClk	Applicable only for LVDS modes.	Parameter to select reference clock for LVDS solution.	Valid values: 125 156.25 625

## Port Changes from v14.3 to v15.0

#### Ports Added

In/Out	Port Name and Width	Description	What to do
Output	mmcm_reset	MMCM reset for MMCM generating userclk, userclk2. This is output only when the clocking logic is a part of the example design.	This is the reset which is generated through 7 series gtwizard. For UltraScale devices this is same as cplllock. While connecting this to MMCM ensure that the pma_reset to the core is not dependent on mmcm_locked.
Input	gt_pcsrsvdin[15:0]	This is applicable only for UltraScale devices and is a part of transceiver debug interface.	See the UltraScale transceiver guide for more details.
Input	gt_txinhibit	This is applicable only for UltraScale devices and is a part of transceiver debug interface.	Active-High signal forces TX output to a steady state. See the UltraScale transceiver guide for more details.
Input	gt0_txinhibit_in	This is applicable only for 7 Series devices and is a part of transceiver debug interface.	Active-High signal forces the TX output to a steady state. See the UltraScale transceiver guide for more details.



#### Table B-11: Ports Added in v15.0 (Cont'd)

In/Out	Port Name and Width	Description	What to do
Input	gtrefclk_bufg	Reference clock for transceiver which is passed through a BUFG used to drive logic. This is applicable only for 7 series and Zynq devices, when shared logic is a part of example design.	drp clock is now connected to gtrefclk_bufg instead of userclk/ userclk2 because of MMCM reset change, which makes userclk/ userclk2 non-continuous until the MMCM is locked.
Output	gtrefclk_bufg_out	Reference clock for transceiver which is passed through a BUFG used to drive fabric logic. This is applicable only for 7 series and Zynq devices, when shared logic is a part of example design.	drp clock internally is now connected to gtrefclk_bufg instead of userclk/userclk2 because of MMCM reset change, which makes userclk/userclk2 non-continuous until the MMCM is locked.

#### Ports Removed

#### Table B-12: Ports Removed in V15.0

In/Out	Port Name	Description	What to do
Output	independent_clock_bufgdiv6_out	50 MHz free running clock.	This clock is not required because an independent clock and hence drp clock are now selectable in the GUI.
Input	independent_clock_bufgdiv6	50 MHz free running clock.	This clock is not required because an independent clock and hence drp clock are now selectable in GUI.

#### **Parameters Added**

#### Table B-13: Parameters Added in V15.0

Generic Name	Applicability	Description	Values	
MaxDataRate	Devices with GTHE2,GTHE3, GTXE2 transceivers.	Data rate of 1G or 2.5G is selected. Not applicable for Artix and Zynq devices that have GTP transceivers. Not applicable for the LVDS physical interface	Valid values: 1G 2_5G Default 1G	
RefClkRate	UltraScale devices only	gtrefclk frequency.	Valid values are selected through the GUI.	
DrpClkRate	UltraScale devices only	Drpclock and independent clock frequency.	Valid values: 6.25-62.5 MHz (MaxDataRate is 1G) 6.25-156.25 MHz (MaxDataRate is 2_5G)	



# Port Changes from v14.1 to v14.2

#### Ports Added

The ports in Table B-14 were added to the core (non-shared logic).

In/Out	Port Name	Description	What to do
Output	ext_mdio_t	This is the MDIO 3-state control signal for the IOBUF to drive the external MDIO interface.	Enabled only when selected through Vivado IDE or enabled during IP generation in batch mode through the command line configuration option Ext_Management_Interface {true}.
Output	ext_mdio_o	This is the MDIO output signal for the IOBUF to drive the external MDIO interface.	Enabled only when selected through Vivado IDE or enabled during IP generation in batch mode through the command line configuration option Ext_Management_Interface {true}.
Input	ext_mdio_i	This is the MDIO input signal for the IOBUF to drive the external MDIO interface.	Enabled only when selected through Vivado IDE or enabled during IP generation in batch mode through the command line configuration option Ext_Management_Interface {true}.
Output	ext_mdc	This is the mdc to drive the external MDIO interface.	Enabled only when selected through Vivado IDE or enabled during IP generation in batch mode through the command line configuration option Ext_Management_Interface {true}.
Input	mdio_t_in	This is the MDIO 3-state input that should be driven through the TEMAC or GEM.	Enabled only when selected through GUI or enabled during IP generation in batch mode through the command line configuration option Ext_Management_Interface {true}.
Input	clk312	312 MHz clock	Enabled only in SGMII over LVDS mode for UltraScale <sup>™</sup> devices. See Synchronous SGMII over LVDS for more details.
Input	Independent_ clock_bufgdiv6	50 MHz clock	This is a new clock added that is required by the UltraScale gtwizard. The frequency of this clock must 50 MHz. This clock is visible only when the transceiver control and status ports are disabled and shared logic is present in the example design.
Output	Independent_clock_ bufgdiv6_out	50 MHz clock output	This clock is visible only when the transceiver control and status ports are disabled and shared logic is present in the core. This is an independent clock that is divided by 6. The independent clock must 300 MHz in this case.



### Ports Functionality Changed

The functionality of the ports in Table B-15 were changed or corrected as described.

Table B-15:	Ports Functionality Changed
-------------	-----------------------------

In/Out	Port Name	Description	What has changed
Output	rxuserclk_out	rxuserclk output	This port is enabled when shared logic is in the core and SGMII/BASE-X modes are selected. It was earlier derived from txoutclk in the case of BASE-X mode; now it is the same as rxoutclk in the BASE-X and SGMII modes.
Output	rxuserclk2_out	rxuserclk2 output	This port is enabled when shared logic is in the core and SGMII/BASE-X modes are selected. It was earlier derived from txoutclk in the case of BASE-X mode; now it is the same as rxoutclk in BASE-X and SGMII modes.
Output	resetdone	Reset done indication from the core	Previously this indication was not correct and used to indicate reset done much before completion of the transceiver reset sequence. This has been corrected and indicates the actual reset done of the TX and RX reset sequences.

## Port Changes from v14.0 to v14.1

#### Ports Added

The ports in Table B-16 and Table B-17 were added to the Transceiver Debug feature of the core.

Signal	Direction	Description
gt0_txpmareset_in	Input	GT TX-PMA Reset
gt0_txpcsreset_in	Input	GT TX-PCS Reset
gt0_rxpmareset_in	Input	GT RX-PMA Reset
gt0_rxpcsreset_in	Input	GT RX-PCS Reset
gt0_rxbufreset_in	Input	GT receive elastic buffer Reset
gt0_rxpmaresetdone_out	Output	GT PMA resetdone indication
gt0_txbufstatus_out[1:0]	Output	GT TX Buffer status
gt0_rxbufstatus_out[2:0]	Output	GT RX Buffer status
gt0_dmonitorout_out[16:0]	Output	GT Status
gt0_rxlpmreset_in	Input	RX LPM reset. Valid only for GTP.
gt0_rxlpmhfoverden_in	Input	RX LPM-HF override enable. Valid only for GTP.

Table B-16: Ports Added for 7 Series and Zynq Devices



Signal	Direction	Description	
gt_drp_addr_in[8:0]	Input	DRP address bus	
gt_drpi_in[15:0]	Input	Data bus for writing configuration data to the transceiver.	
gt_drpo_out[15:0]	Output	Data bus for reading configuration data from the transceiver.	
gt_drprdy_out	Output	Indicates operation is complete for write operations and data is valid for read operations.	
gt_drpwe_in	Input	DRP write enable.	
gt_drpclk_in	Input	DRP Clock	
gt_rxcommadet_out	Output		
gt_txdiffctrl_in[3:0]	Input		
gt_txpostcursor_in[4:0]	Input	GT TX Driver	
gt_txprecursor_in[4:0]	Input		
gt_txpolarity_in	Input		
gt_rxpolarity_in	Input	GT Polarity	
gt_txprbssel_in[2:0]	Input		
gt_txprbsforceerr_in	Input		
gt_rxprbscntreset_in	Input	GT PRBS	
gt_rxprbserr_out	Output		
gt_rxprbssel_in[2:0]	Input		
gt_loopback_in[2:0]	Input	GT Loopback <b>Note:</b> Loopback is not supported by the core when RxGmiiClkSrc=RXOUTCLK.	
gt_txresetdone_out	Output		
gt_rxresetdone_out	Output		
gt_rxdisperr_out[3:0]	Output	- GT Status	
gt_rxnotintable_out	Output		
gt_eyescanreset_in[3:0]	Input		
gt_eyescandataerror_out	Output	GT Eye Scan	
gt_eyescantrigger_in	Input		
gt_rxcdrhold_in	Input		
gt_rxcdrlock_out	Output	GT CDR	
gt_rxlpmen_in	Input		
gt_rxdfelpmreset_in	Input	GT GTX/GTH RX Decision Feedback Equalizer (DFE)	
gt_txpmareset_in	Input	GT TX-PMA Reset	
gt_txpcsreset_in	Input	GT TX-PCS Reset	
gt_rxpmareset_in Input		GT RX-PMA Reset	

#### Table B-17: Ports Added for UltraScale Devices



Signal	Direction	Description
gt_rxpcsreset_in	Input	GT RX-PCS Reset
gt_rxbufreset_in	Input	GT receive elastic buffer Reset
gt_rxpmaresetdone_out	Output	GT PMA resetdone indication
gt_txbufstatus_out[1:0]	Output	GT TX Buffer status
gt_rxbufstatus_out[2:0]	Output	GT RX Buffer status
gt_dmonitorout_out[16:0]	Output	GT Status

#### Table B-17: Ports Added for UltraScale Devices (Cont'd)

#### Ports Removed

The ports in Table B-18 were removed under the Transceiver Debug feature of the core.

*Note:* Ports were renamed/removed only for UltraScale devices to retain backward compatibility for 7 series and Zynq ® -7000 devices.

Signal	Direction	Description	
gt0_drp_addr_in[8:0]	Input	DRP address bus	
gt0_drpi_in[15:0]	Input	Data bus for writing configuration data to the transceiver.	
gt0_drpo_out[15:0]	Output	Data bus for reading configuration data from the transceiver.	
gt0_drprdy_out	Output	Indicates operation is complete for write operations and data is valid for read operations.	
gt0_drpwe_in	Input	DRP write enable	
gt0_drpclk_in	Input	DRP Clock	
gt0_rxchariscomma_out[3:0]	Output		
gt0_rxcharisk_out[3:0]	Output	-	
gt0_rxbyteisaligned_out	Output	GT Status	
gt0_rxbyterealign_out	Output		
gt0_rxcommadet_out	Output	_	
gt0_txdiffctrl_in[3:0]	Input		
gt0_txpostcursor_in[4:0]	Input	GT TX Driver	
gt0_txprecursor_in[4:0]	Input		
gt0_txpolarity_in	Input		
gt0_rxpolarity_in	Input	GT Polarity	

Table B-18: Ports Removed for UltraScale Devices



Signal	Direction	Description	
gt0_txprbssel_in[2:0]	Input		
gt0_txprbsforceerr_in	Input		
gt0_rxprbscntreset_in	Input	GT PRBS	
gt0_rxprbserr_out	Output	-	
gt0_rxprbssel_in[2:0]	Input	-	
gt0_loopback_in[2:0]	Input	GT Loopback <i>Note:</i> Loopback is not supported by the core when RxGmiiClkSrc=RXOUTCLK.	
gt0_txresetdone_out	Output		
gt0_rxresetdone_out	Output		
gt0_rxdisperr_out[3:0]	Output	– GT Status	
gt0_rxnotintable_out	Output	1	
gt0_eyescanreset_in[3:0]	Input		
gt0_eyescandataerror_out	Output	GT Eye Scan	
gt0_eyescantrigger_in	Input	-	
gt0_rxcdrhold_in	Input		
gt0_rxcdrlock_out	Output	– GT CDR	
gt0_rxlpmen_in	Input		
gt0_rxdfelpmreset_in	Input		
gt0_rxdfeagcovrden_in	Input	GT GTX/GTH RX Decision Feedback Equalizer (DFE)	
gt0_rxmonitorout_out[6:0]	Output		
gt0_rxmonitorsel_in[1:0]	Input		

#### Table B-18: Ports Removed for UltraScale Devices (Cont'd)

## Port Changes from v13.0 to v14.0

In the 14.0 version of the core, there have been several changes that make the core pin-incompatible with the previous version(s). These changes were required as part of the general one-off hierarchical changes to enhance the customer experience and are not likely to occur again.

#### Shared Logic

As part of the hierarchical changes to the core, it is now possible to have the core itself include all of the logic that can be shared between multiple cores, which was previously exposed in the example design for the core.

If you are updating a previous version to the 14.0 version with shared logic, there is no simple upgrade path; it is recommended to consult the Shared Logic sections of this document for more guidance.



#### Ports Removed

The ports in Table B-19 were removed from the core (non-shared logic).

Port Name and Width	In/Out	Description	What to Do
link_timer_value[8:0] Input		Used to configure the duration of the Auto-Negotiation function Link Timer. The duration of this timer is set to the binary number input into this port multiplied by 4096 clock periods of the 125 MHz reference clock (8 ns). This port is replaced when using the dynamic switching mode.	This is done to ease IP integration of IP. This can be pre-loaded with a lower value by modifying the EXAMPLE_SIMULATION parameter within the IP.
link_timer_basex[8:0]	Input	Used to configure the duration of the Auto-Negotiation Link Timer period when performing the 1000BASE-X standard. The duration of this timer is set to the binary number input into this port multiplied by 4096 clock periods of the 125 MHz reference clock (8 ns).	This is done to ease IP integration of IP. This can be pre-loaded with a lower value by modifying the EXAMPLE_SIMULATION parameter within the IP.
link_timer_sgmii[8:0]	Limer_sgmii[8:0] Used to configure the duration of the Auto-Negotiation Link Timer period when performing the SGMII standard. The duration of this timer is set to the binary number input into this port multiplied by 4096 clock periods of the 125 MHz reference clock (8 ns).		This is done to ease IP integration of IP. This can be pre-loaded with a lower value by modifying EXAMPLE_SIMULATION parameter within the IP.

Table B-19:Ports Removed

#### Generic Removed

The following generic in Table B-20 was removed from the core (non-shared logic).

Generic Name	Description	What to Do
EXAMPLE_SIMULATION	EXAMPLE_SIMULATION generic is provided in all modes to reduce simulation time.	This generic has been removed from the top level to support dcp flow which necessitates removals of generics from the top level wrapper. This generic still exists in wrappers underneath. This can also be controlled during generation of the core. See Port Descriptions in Chapter 2 for guidelines for controlling the same.



#### Ports Added

The ports in Table B-21 were added to the core (non-shared logic).

Table B-21:	Ports Added (n	on-shared Logic)
-------------	----------------	------------------

Port Name and Width	In/Out	Description	What to do
rxoutclk	Output	rxoutclk from the transceiver	This was previously connected internally to clocking elements and routed to <b>rxuserclk</b> and <b>rxuserclk2</b> .
			This can be left open if <b>rxoutclk</b> can be shared across instances or if not should drive clocking elements.
rxuserclk	Input	Signal from the shared logic block to the transceiver	If <b>rxoutclk</b> can be shared across instances, connect O/P of shared logic block. If not, connect to rxoutclk after passing through additional clocking elements.
rxuserclk2	Input	Signal from the shared logic block to the transceiver	If <b>rxoutclk</b> can be shared across instances, connect O/P of shared logic block. If not, connect to rxoutclk after passing through additional clocking elements.
gt0_pll0outclk_in	Input	Valid only for Artix® -7 families. Indicates out clock from PLL0 of GT Common.	Should be connected to signal of same name from GT Common.
gt0_pll0outrefclk_in	Input	Valid only for Artix-7 families. Indicates reference out clock from PLL0 of GT Common.	Should be connected to signal of same name from GT Common.
gt0_pll1outclk_in	Input	Valid only for Artix-7 families. Indicates out clock from PLL1 of GT Common.	Should be connected to signal of same name from GT Common.
gt0_pll1outrefclk_in	Input	Valid only for Artix-7 families. Indicates reference out clock from PLL1 of GT Common.	Should be connected to signal of same name from GT Common
gt0_pll0lock_in	Input	Valid only for Artix-7 families. Indicates out PLL0 of GT Common has locked.	Should be connected to signal of same name from GT Common.
gt0_pll0refclklost_in	Input	Valid only for Artix-7 families. Indicates out reference clock for PLL0 of GT Common is lost.	Should be connected to signal of same name from GT Common.



Port Name and Width	In/Out	Description	What to do
gt0_pll0reset_out	Output	Valid only for Artix-7 families. Reset for PLL of GT Common from reset FSM in GT Wizard	Should be connected to signal of same name from GT Common or can be left open if not needed.
gt0_qplloutclk_in	Input	Valid only for non Artix-7 families. Indicates out clock from PLL of GT Common.	Should be connected to signal of same name from GT Common.
gt0_qplloutrefclk_in	Input	Valid only for non Artix-7 Families. Indicates reference out clock from PLL of GT Common.	Should be connected to signal of same name from GT Common.

Table B-21: Ports Added (non-shared Logic) (Cont'd)

The ports in Table B-22 were added to the core, but only if the transceiver debug feature was requested during core customization. See the relevant transceiver user guide for more information on using these control/status ports.

Port Name and Width	In/Out	Description	What to do <sup>(1)</sup>
gt0_rxchariscomma_out[1:0]	Output	RX character is comma indication	LSB is valid in all cases other than 1588 mode where both the bits are valid.
gt0_rxcharisk_out[1:0]	Output	RX character is K indication	LSB is valid in all cases other than 1588 mode where both the bits are valid.
gt0_rxbyteisaligned_out	Output	RX byte is aligned indication	
gt0_rxbyterealign_out	Output	RX byte is realigned indication	
gt0_rxcommadet_out	Output	RX comma is detected indication	
gt0_txpolarity	Input	Switch the sense of the TXN/P pins	
gt0_txdiffctrl[3:0]	Input	Can be used to tune the transceiver TX waveform	
gt0_txprecursor[4:0]	Input	Can be used to tune the transceiver TX waveform	
gt0_txpostcursor[4:0]	Input	Can be used to tune the transceiver TX waveform	
gt0_rxpolarity	Input	Switch the sense of the RXN/P pins	
gt0_txprbssel_in[2:0]	Input	TX Pattern Generator control signals to test signal integrity	
gt0_txprbsforceerr_in	Input	TX Pattern Generator control signals to test signal integrity	
gt0_rxprbscntreset_in	Input	RX Pattern Checker reset	

Table B-22: Ports Added for Transceiver Debug Feature



Port Name and Width	In/Out	Description	What to do <sup>(1)</sup>
gt0_rxprbserr_out	Output	RX Pattern Checker error output	
gt0_rxprbssel_in	Input	RX Pattern Checker control signals to test signal integrity	
		Loopback within transceiver	
gt0_loopback_in[2:0]	Input	<b>Note:</b> Loopback is not supported by the core when RxGmiiClkSrc=RXOUTCLK.	
gt0_txresetdone_out	Output	Transmitter reset done	
gt0_rxresetdone_out	Output	Receiver reset done	
gt0_rxdisperr_out[1:0]	Output	Indicates there is disparity error in received data	LSB is valid in all cases other than 1588 mode where both the bits are valid.
gt0_rxnotintable_out[1:0]	Output	Indicates received 10 bit pattern was not found in 8B/10B decode table	LSB is valid in all cases other than 1588 mode where both the bits are valid.
gt0_eyescanreset	Input	Reset the eye scan logic	
gt0_eyescantrigger	Input	Trigger the eye scan logic	
gt0_eyescandataerror	Output	Signals an error during eye scan	
gt0_rxcdrhold	Input	Freeze the CDR loop	
gt0_rxlpmhfhold_in	Input	GTP transceiver low-power mode signal	
gt0_rxlpmlfhold_in	Input	GTP transceiver low-power mode signal	
gt0_rxmonitorout_out[6:0]	Output	GTX/GTH transceiver RX DFE signal	
gt0_rxmonitorsel_in[1:0]	Input	GTX/GTH transceiver RX DFE signal	

#### Table B-22: Ports Added for Transceiver Debug Feature (Cont'd)

#### Notes:

1. Drive this signal according to the relevant transceiver user guide. If the DRP interface was unused in previous revisions, then generate the core without the Transceiver Debug feature.

www.xilinx.com



#### Ports Moved

The ports in Table B-23 were moved under the Transceiver Debug feature of the core (non-shared logic). If these signals were used in the previous version, then the Transceiver Debug feature needs to be enabled and the appropriate signals mapped and remaining signals tied off to default values.

Port Name and Width	d Width In/Out Description		rt Name and Width In/Out Description What to do		What to do
gt0_drpdo_out, gt0_drprdy_out	ordy_out Outputs external arbiter or to the signals described in the following row.		If there is no external arbiter, connect these signals directly to the associated signals. If the interface is not used, the signals can be left open.		
gt0_drpen_in, gt0_drpwe_in, gt0_drpaddr_in[8:0], gt0_drpdi_in[15:0], gt0_drpclk_in	Inputs	These signals go to the transceiver, either from an external arbiter or from the signals described in the preceding row.	If there is no external arbiter, connect these signals directly to the associated core signals. If the interface is not used, tie off the signals to ground and gt0_drpclk_in to txusrclk2.		

Table B-23: Ports Moved (Non-Shared Logic)



# Appendix C

# **1000BASE-X State Machines**

This appendix is intended to serve as a reference for the basic operation of the 1000BASE-X or 2500BASE-X IEEE 802.3-2008 clause 36 transmitter and receiver state machines.

### Introduction

Table C-1 shows the Ordered Sets defined in IEEE 802.3-2008 clause 36 [Ref 5]. These code group characters are inserted by the PCS Transmit Engine into the transmitted data stream, encapsulating the Ethernet frames indicated by the GMII transmit signals.

The PCS Receive Engine performs the opposite function; it uses the Ordered Sets to detect the Ethernet frames and from them creates the GMII receive signals.

Cross reference Table C-1 with the remainder of this Appendix. See IEEE 802.3-2008 clause 36 [Ref 5] for further information on these Orders Sets.

Code	Ordered_Set	No. of Code-Groups	Encoding
/C/	Configuration		Alternating /C1/ and /C2/
/C1/	Configuration 1	4	/K28.5/D21.5/Config_Reg <sup>1</sup>
/C2/	Configuration 2	4	/K28.5/D2.2/Config_Reg <sup>1</sup>
/I/	IDLE		Correcting /I1/,
			Preserving /I2/
/I1/	IDLE_1	2	/K28.5/D5.6/
/12/	IDLE_2	2	/K28.5/D16.2/
	Encapsulation		
/R/	Carrier_Extend	1	/K23.7/
/S/	Start_of_Packet	1	/K27.7/
/T/	End_of_Packet	1	/K29.7/
/V/	Error_Propagation	1	/K30.7/

Table C-1: Defined Ordered Sets
---------------------------------

#### Notes:

1. Two data code-groups representing the Config\_Reg value (contains auto-negotiation information)



### **Start of Frame Encoding**

### The Even Transmission Case

Figure C-1 shows the translation of GMII encoding into the code-group stream performed by the PCS Transmit Engine. This stream is transmitted out of the core, either serially using the device-specific transceiver or in parallel across the TBI.



**IMPORTANT:** The encoding of Idle periods /I2/ is constructed from a couple of code groups—the /K28.5/ character (considered the even position) and the /D16.2/ character (considered the odd position).

In this example, the assertion of the gmii\_tx\_en signal of the GMII occurs in the even position. In response, the state machines insert a Start of Packet code group /S/ following the Idle (in the *even* position). This is inserted in place of the first byte of the frame preamble field.




Figure C-1: 1000BASE-X Transmit State Machine Operation (Even Case)

### **Reception of the Even Case**

Figure C-2 shows the reception of the in-bound code-group stream, received either serially using the device-specific transceiver, or in parallel across the TBI, and translation of this code-group stream into the receiver GMII. This is performed by the PCS Receive Engine.

The Start of Packet code group /S/ is replaced with a preamble byte. This results in the restoration of the full preamble field.







Figure C-2: 1000BASE-X Reception State Machine Operation (Even Case)

### The Odd Transmission Case

Figure C-3 shows the translation of GMII encoding into the code-group stream performed by the PCS Transmit Engine; this stream is transmitted out of the core, either serially using the device-specific transceiver, or in parallel across the TBI.

In this example, the assertion of the gmii\_tx\_en signal of the GMII occurs in the odd position; in response, the state machines are unable to immediately insert a Start-Of-Packet code group /S/ as the Idle character must first be completed. The Start of Packet code group /S/ is therefore inserted (in the *even* position) after completing the Idle. This results in the /D16.2/ character of the Idle /I2/ sequence being inserted in place of the first byte of the preamble field, and the Start-Of-Packet /S/ being inserted in place of the second byte of preamble as shown.



*Figure C-3:* **1000BASE-X Transmit State Machine Operation (Odd Case)** 



### **Reception of the Odd Case**

Figure C-4 shows the reception of the in-bound code-group stream, received either serially using the device-specific transceiver, or in parallel across the TBI, and translation of this code-group stream into the receiver GMII. This is performed by the PCS Receive Engine.

The Start of Packet code group /S/ is again replaced with a preamble byte. However, the first preamble byte of the original transmit GMII (see Figure C-3) frame (which was replaced with the /D16.2/ character to complete the Idle sequence), has not been replaced. This has resulted in a single byte of preamble loss across the system.




Figure C-4: 1000BASE-X Reception State Machine Operation (Odd Case)

### **Preamble Shrinkage**

As previously described, a single byte of preamble can be lost across the 1000BASE-X system (the actual loss occurs in the 1000BASE-X PCS transmitter state machine).

- There is no specific statement for this preamble loss in the IEEE 802.3-2008 specification; the preamble loss falls out as a consequence of the state machines (see figures 36-5 and 36-6 in the IEEE 802.3-2008 specification).
- *IEEE 802.3ah-2004* does, however, specifically state in clause 65.1.3.2.1:

**Note:** The 1000BASE-X PCS transmit function replaces the first octet of preamble with the /S/ code-group or it discards the first octet and replaces the second octet of preamble with the /S/ code-group. This decision is based upon the even or odd alignment of the PCS transmit state diagram (see Figure 36-5)."



# End of Frame Encoding

### The Even Transmission Case

Figure C-5 shows the translation of GMII encoding into the code-group stream performed by the PCS Transmit Engine. This stream is transmitted out of the core, either serially using the device-specific transceiver or in parallel across the TBI.

In response to the deassertion of  $gmii\_tx\_en$ , an End of Packet code group /T/ is immediately inserted. The even and odd alignment described in Start of Frame Encoding persists throughout the Ethernet frame. If the /T/ character occurs in the even position (the frame contained an even number of bytes starting from the /S/ character), then this is followed with a single Carrier Extend code group /R/. This allows the /K28.5/ character of the following Idle code group to be aligned to the even position.

**Note:** The first Idle to follow the frame termination sequence will be a /I1/ if the frame ended with positive running disparity or a /I2/ if the frame ended with negative running disparity. This is shown as the shaded code group.

gmii_txd[7:0]	
gmii_tx_en	
gmii_tx_er	
	PCS Transmit Engine Encoding
tx_code_group	FCS         T/R         I1/I2         I2         I2         X12905

Figure C-5: 1000BASE-X Transmit State Machine Operation (Even Case)

### **Reception of the Even Case**

Figure C-6 shows the reception of the in-bound code-group stream, received either serially using the device-specific transceiver, or in parallel across the TBI, and translation of this code-group stream into the receiver GMII. This is performed by the PCS Receive Engine.






Figure C-6: 1000BASE-X Reception State Machine Operation (Even Case)

### The Odd Transmission Case

Figure C-7 shows the translation of GMII encoding into the code-group stream performed by the PCS Transmit Engine; this stream is transmitted out of the core, either serially using the device-specific transceiver, or in parallel across the TBI.

In response to the deassertion of  $gmii\_tx\_en$ , an End of Packet code group /T/ is immediately inserted. The even and odd alignment described in Start of Frame Encoding persists throughout the Ethernet frame. If the /T/ character occurs in the odd position (the frame contained an odd number of bytes starting from the /S/ character), then this is followed with two Carrier Extend code groups /R/. This allows the /K28.5/ character of the following Idle code group to be aligned to the even position.

**Note:** The first Idle to follow the frame termination sequence will be a /I1/ if the frame ended with positive running disparity or a /I2/ if the frame ended with negative running disparity. This is shown as the shaded code group.



gmii_txd[7:0]	
gmii_tx_en	
gmii_tx_er	
	PCS Transmit Engine Encoding
tx_code_group	FCS         T/R/R/11/12         12         12         12

Figure C-7: 1000BASE-X Transmit State Machine Operation (Even Case)

### **Reception of the Odd Case**

Figure C-8 shows the reception of the in-bound code-group stream, received either serially using the device-specific transceiver, or in parallel across the TBI, and translation of this code-group stream into the receiver GMII. This is performed by the PCS Receive Engine.

As defined in IEEE 802.3-2008 figure 36-7b, the combined /T/R/R/ sequence results in the GMII encoding of Frame Extension. This occurs for a single clock cycle following the end of frame reception; the gmii\_rx\_er signal is driven High and the frame extension code of 0x0F is driven onto gmii\_rxd[7:0]. This occurs even in full-duplex mode.




Figure C-8: 1000BASE-X Reception State Machine Operation (Odd Case)



# Appendix D

# **Receive Elastic Buffer Specifications**

This appendix is intended to serve as a reference for the receive elastic buffer sizes used in the core and the related maximum frame sizes that can be used without causing a buffer underflow or overflow error.

Throughout this appendix, all analyses are based on 100 ppm clock tolerances on both sides of the elastic buffer (200 ppm total difference). This corresponds to the Ethernet clock tolerance specification.

### Introduction

The need for an receive elastic buffer is shown in Requirement for the Receive Elastic Buffer. The analysis included in this appendix shows that for standard Ethernet clock tolerances (100 ppm) there can be a maximum difference of one clock edge every 5000 clock periods of the nominal 125 MHz clock frequency.

This slight difference in clock frequency on either side of the buffer accumulates and either starts to fill or empties the receive elastic buffer over time. The receive elastic buffer copes with this by performing clock correction during the interframe gaps by either inserting or removing Idle characters. The receive elastic buffer always attempts to restore the buffer occupancy to the half full level during an interframe gap. See Clock Correction.

### **Receive Elastic Buffers: Depths and Maximum Frame Sizes**

### **Device Specific Transceiver Receive Elastic Buffers**

Figure D-1 shows the transceiver receive elastic buffer depths and thresholds in UltraScale+<sup>™</sup>, UltraScale<sup>™</sup> architecture, Zynq<sup>®</sup>-7000, and 7 series families. Each FIFO word corresponds to a single character of data (equivalent to a single byte of data following 8B/10B decoding).








Figure D-1: Elastic Buffer Sizes for All Transceiver Families

Consider the example, where the shaded area represents the usable buffer availability for the duration of frame reception.

- If the buffer is filling during frame reception, there are 61 36 = 25 FIFO locations available before the buffer reaches the overflow mark.
- If the buffer is emptying during reception, then there are 33-8 = 25 FIFO locations available before the buffer reaches the underflow mark.

This analysis assumes that the buffer is approximately at the half-full level at the start of the frame reception. As shown, there are two locations of uncertainty, above and below the exact half-full mark of 32, resulting from the clock correction decision, and is based across an asynchronous boundary.

Because there is a worst-case scenario of one clock edge difference every 5000 clock periods, the maximum number of clock cycles (bytes) that can exist in a single frame passing through the buffer before an error occurs is:

5000 x 25=125000 bytes

Table D-1 translates this into maximum frame size at different Ethernet speeds. At SGMII speeds lower than 1 Gb/s, performance is diminished because bytes are repeated multiple times (see Using the Client-Side GMII for the SGMII Standard).



Table D-1:	Maximum Frame Sizes: Transceiver Receive Elastic Buffers (100 ppm Clock
Tolerance)	

Standard/Speed	Maximum Frame Size (Bytes)
1000BASE-X (1 Gb/s only)	125000
SGMII (1 Gb/s)	125000
SGMII (100 Mb/s)	12500
SGMII (10 Mb/s)	1250

### SGMII FPGA Logic Receive Elastic Buffer

Figure D-2 shows the FPGA logic receive elastic buffer depth. This buffer can optionally be used to replace the receive elastic buffers of the transceiver when performing SGMII or Dynamic Switching (see Receive Elastic Buffer).




Figure D-2: Elastic Buffer Size for All Transceiver Families

The shaded area of Figure D-2 represents the usable buffer availability for the duration of frame reception.

• If the buffer is filling during frame reception, there are 122-66 = 56 FIFO locations available before the buffer reaches the overflow mark.



• If the buffer is emptying during reception, then there are 62-6 = 56 FIFO locations available before the buffer reaches the underflow mark.

This analysis assumes the buffer is approximately at the half-full level at the start of the frame reception. As shown, there are two locations of uncertainty, above and below the exact half-full mark of 64. This is as a result of the clock correction decision, and is based across an asynchronous boundary.

Because there is a worst-case scenario of one clock edge difference every 5000 clock periods, the maximum number of clock cycles (bytes) that can exist in a single frame passing through the buffer before an error occurs is:

5000 x 56 = 280000 bytes

Table D-2 translates this into maximum frame size at different Ethernet speeds. At SGMII speeds lower than 1 Gb/s, performance is diminished because bytes are repeated multiple times. See Using the Client-Side GMII for the SGMII Standard.

Table D-2: Maximum Frame Sizes: FPGA logic Receive Elastic Buffers (100 ppm Clock Tolerance)

Standard/Speed	Maximum Frame Size (Bytes)
1000BASE-X (1 Gb/s only)	280000
SGMII (1 Gb/s)	280000
SGMII (100 Mb/s)	28000
SGMII (10 Mb/s)	2800

### **TBI Receive Elastic Buffer**

#### For SGMII / Dynamic Switching

The receive elastic buffer used for the SGMII or Dynamic Switching is identical to the method used in SGMII FPGA Logic Receive Elastic Buffer.

#### For 1000BASE-X

Figure D-3 shows the receive elastic buffer depth and thresholds when using the Ten-Bit Interface with the 1000BASE-X standard. This buffer is intentionally smaller than the equivalent buffer for SGMII/Dynamic Switching. Because a larger size is not required, the buffer is kept smaller to save logic and keep latency low. Each FIFO word corresponds to a single character of data (equivalent to a single byte of data following 8B/10B decoding).






Figure D-3: TBI Elastic Buffer Size for All Families

The shaded area of Figure D-3 represents the usable buffer availability for the duration of frame reception.

- If the buffer is filling during frame reception, then there are 30-18 = 12 FIFO locations available before the buffer reaches the overflow mark.
- If the buffer is emptying during reception, then there are 14-2 = 12 FIFO locations available before the buffer reaches the underflow mark.

This analysis assumes that the buffer is approximately at the half-full level at the start of the frame reception. As shown, there are two locations of uncertainty above and below the exact half-full mark of 16. This is as a result of the clock correction decision, and is based across an asynchronous boundary.

Because there is a worst-case scenario of 1 clock edge difference every 5000 clock periods, the maximum number of clock cycles (bytes) that can exist in a single frame passing through the buffer before an error occurs is:

5000 x 12 = 60000 bytes

This translates into a maximum frame size of 60000 bytes.



# **Clock Correction**

The calculations in all previous sections assumes that the receive elastic buffers are restored to approximately half occupancy at the start of each frame. This is achieved by the elastic buffer performing clock correction during the interframe gaps either by inserting or removing Idle characters as required. The receive elastic buffer also performs clock correction on /C1/, /C2/ configuration code words received during auto-negotiation. This is similar to the way that clock correction is done on /C1/ in the transceiver elastic buffer.

- If the receive elastic buffer is emptying during frame reception, there are no restrictions on the number of Idle characters that can be inserted due to clock correction. The occupancy will be restored to half full and the assumption holds true.
- If the receive elastic buffer is filling during frame reception, Idle characters need to be removed. Restrictions that need to be considered are described in the following sections.

### Idle Character Removal at 1 Gb/s (1000BASE-X and SGMII)

The minimum number of clock cycles that can be presented to an Ethernet receiver, according to the *IEEE 802.3-2008* specification, is 64-bit times at any Ethernet speed. At 1 Gb/s 1000BASE-X and SGMII, this corresponds to 8 bytes (8 clock cycles) of interframe gap. However, an interframe gap consists of many code groups, namely /T/, /R/, /I1/ and /I2/ characters (see Appendix C, 1000BASE-X State Machines). Of these, only /I2/ can be used as clock correction characters.

In a minimum interframe gap at 1 Gb/s, you can only assume that two /l2/ characters are available for removal. This corresponds to 4 bytes of data.

Looking at this from another perspective, 4 bytes of data need to be removed in an elastic buffer (which is filling during frame reception) for a frame which is  $5000 \times 4 = 20000$  bytes in length. So if the frame being received is 20000 bytes in length or shorter, at 1 Gb/s, you can assume that the occupancy of the elastic buffer will always self correct to half full before the start of the subsequent frame.

For frames that are longer than 20000 bytes, the assumption that the elastic buffer will be restored to half full occupancy does not hold true. For example, for a long stream of 250000 byte frames, each separated by a minimum interframe gap, the receive elastic buffer will eventually fill and overflow. This is despite the 250000 byte frame length being less than the maximum frame size calculated in the Receive Elastic Buffers: Depths and Maximum Frame Sizes section.

However, because the legal maximum frame size for Ethernet frames is 1522 bytes (for a VLAN frame), idle character removal restrictions are not usually an issue.





### Idle Character Removal at 100 Mb/s (SGMII)

At SGMII, 100 Mb/s, each byte is repeated 10 times. This also applies to the interframe gap period. For this reason, the minimum of 8 bytes for the 1 Gb/s case corresponds to a minimum of 80 bytes for the 100 Mb/s case.

Additionally, the majority of characters in this 80-byte interframe-gap period are going to be the /l2/ clock correction characters. Because of the clock correction circuitry design, a minimum of 20 /l2/ code groups will be available for removal. This translates into 40 bytes, giving a maximum run size of 40 x 5000 = 200000 bytes. Because each byte at 100 Mb/s is repeated ten times, this corresponds to an Ethernet frame size of 20000 bytes, the same size as the 1 Gb/s case.

So in summary, at 100 Mb/s, for any frame size of 20000 bytes or less, it can still be assumed that the elastic buffer will return to half full occupancy before the start of the next frame. However, a frame size of 20000 is larger than can be received in the device-specific transceiver elastic buffer (see Receive Elastic Buffers: Depths and Maximum Frame Sizes). Only the SGMII FPGA Logic receive elastic buffer is large enough.

#### Idle Character Removal at 10 Mb/s (SGMII)

Using a similar argument to the 100 Mb/s case, it can be shown that clock correction circuitry can also cope with a frame size up to 20000 bytes. However, this is larger than the maximum frame size for any elastic buffer provided with the core (see Receive Elastic Buffers: Depths and Maximum Frame Sizes).

# Maximum Frame Sizes for Sustained Frame Reception

Sustained frame reception refers to the maximum size of frames which can be continuously received when each frame is separated by a minimum interframe gap.

The size of frames that can be reliably received is dependent on the two considerations previously introduced in this appendix:

- The size of the elastic buffer, see Receive Elastic Buffers: Depths and Maximum Frame Sizes
- The number of clock correction characters present in a minimum interframe gap, (see Clock Correction)

www.xilinx.com

Table D-3 summarizes the maximum frame sizes for sustained frame reception when used with the different receive elastic buffers provided with the core. All frame sizes are provided in bytes.






	Receive Elastic Buffer Type				
Ethernet Standard and Speed	ТВІ	Device Specific Transceiver	SGMII FPGA Logic Buffer (optional for use with device-specific transceivers)		
1000BASE-X	20000	20000	20000		
(1 Gb/s)	(limited by clock correction)	(limited by clock correction)	(limited by clock correction)		
SGMII 1 Gb/s	20000	20000	20000		
	(limited by clock correction)	(limited by clock correction)	(limited by clock correction)		
SGMII	20000	9000	20000		
100 Mb/s	(limited by clock correction)	(limited by buffer size)	(limited by clock correction)		
SGMII	2800	900	2800		
10 Mb/s	(limited by buffer size)	(limited by buffer size)	(limited by buffer size)		

Table D-3: Maximum Frame Size: Capabilities of the Receive Elastic Buffers

### **Jumbo Frame Reception**

A jumbo frame is an Ethernet frame which is deliberately larger than the maximum sized Ethernet frame allowed in the *IEEE 802.3-2008* specification. The size of jumbo frames that can be reliably received is identical to the frame sizes defined in Maximum Frame Sizes for Sustained Frame Reception.





# Implementing External GMII

In certain applications, the client-side GMII datapath can be used as a true GMII to connect externally off-device across a PCB. This external GMII functionality is included in the HDL example design delivered with the core by the IP catalog for 1000BASE-X or 2500BASE-X designs. The extra logic required to accomplish this is described in this appendix.

*Note:* Virtex®-7 devices support GMII at 3.3 V or lower only in certain parts and packages; see the Virtex-7 Device Documentation. Zynq®-7000, Kintex®-7, and Artix®-7 devices support GMII at 3.3V or lower.

# GMII Transmitter Logic (Zynq-7000 and 7 Series Devices)

When implementing an external GMII, the GMII transmitter signals are synchronous to their own clock domain. The core must be used with a TX elastic buffer to transfer these GMII transmitter signals onto the core 125 MHz (312.5 MHz in 2.5G mode) reference clock (gtx\_clk when using the TBI; userclk2 when using the device-specific transceiver). A TX elastic buffer is provided for the 1000BASE-X or 2500BASE-X standard in the example design.

Use a combination of IODELAY elements on the data, and use BUFIO and BUFR regional clock routing for the gmii\_tx\_clk input clock

In this implementation, a BUFIO is used to provide the lowest form of clock routing delay from input clock to input GMII TX signal sampling at the device IOBs. Note, however, that this creates placement constraints; a BUFIO capable clock input pin must be selected, and all other input GMII TX signals must be placed in the respective BUFIO region. See the device data sheets for more information.

The clock is then placed onto regional clock routing using the BUFR component and the input GMII TX data immediately resampled. The IODELAY elements can be adjusted to fine-tune the setup and hold times at the GMII IOB input flip-flops. The delay is applied to the IODELAY element using constraints in the XDC; these can be edited if required.

www.xilinx.com



233



# **GMII Receiver Logic**

Figure E-1 shows an external GMII receiver created in a 7 series device. The signal names and logic shown in the figure exactly match those delivered with the example design when the GMII is selected. If other families are selected, equivalent primitives and logic specific to that family is automatically used in the example design.

Figure E-1 also shows that the output receiver signals are registered in device IOBs before driving them to the device pads. The logic required to forward the receiver GMII clock is also shown. This uses an IOB output Double-Data-Rate (DDR) register so that the clock signal produced incurs exactly the same delay as the data and control signals. This clock signal, gmii\_rx\_clk, is inverted so that the rising edge of gmii\_rx\_clk occurs in the center of the data valid window, which maximizes setup and hold times across the interface. All receiver logic is synchronous to a single clock domain.

The clock name varies depending on the core configuration options. When used with the device-specific transceiver, the clock name is userclk2; when used with the TBI, the clock name is gtx\_clk. For more information on clocking, see The Ten-Bit Interface, and 1000BASE-X or 2500BASE-X with Transceivers.




Figure E-1: External GMII Receiver Logic



# Appendix F

# Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools.

### Finding Help on Xilinx.com

To help in the design and debug process when using the 1G/2.5G Ethernet PCS/PMA or SGMII core, the Xilinx Support web page contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support.

### Documentation

This product guide is the main document associated with the 1G/2.5G Ethernet PCS/PMA or SGMII core. This guide, along with documentation related to all products that aid in the design process, can be found on the Xilinx Support web page or by using the Xilinx Documentation Navigator.

Download the Xilinx Documentation Navigator from the Downloads page. For more information about this tool and the features available, open the online help after installation.

### **Solution Centers**

See the Xilinx Solution Centers for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips. See Xilinx Ethernet IP Solution Center

For information about all Xilinx Ethernet solutions, see www.xilinx.com/products/design\_resources/conn\_central/protocols/gigabit\_ethernet.htm.

#### **Answer Records**

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product.



Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core are shown in the following bulleted list, and can also be located by using the Search Support box on the main Xilinx support web page. To maximize your search results, use proper keywords such as

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

#### Master Answer Record for the 1G/2.5G Ethernet PCS/PMA or SGMII Core

AR: 54667

### **Technical Support**

Xilinx provides technical support in the Xilinx Support web page for this LogiCORE<sup>™</sup> IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support, navigate to Xilinx Support web page.

### **Debug Tools**

There are many tools available to address 1G/2.5G Ethernet PCS/PMA or SGMII core design issues. It is important to know which tools are useful for debugging various situations.

### Vivado Design Suite Debug Feature

The Vivado® Design Suite debug feature inserts logic analyzer and virtual I/O cores directly into your design. The debug feature also allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature in the Vivado IDE is used for logic debugging and validation of a design running in Xilinx.



The Vivado logic analyzer is used with the logic debug IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See the Vivado Design Suite User Guide: Programming and Debugging (UG908) [Ref 21].

### **Reference Boards**


Various Xilinx development boards support 1G/2.5G Ethernet PCS/PMA or SGMII core. These boards can be used to prototype designs and establish that the core can communicate with the system.

- 7 series FPGA evaluation boards
  - KC705
  - VC707

# **Simulation Debug**

The simulation debug flow for Mentor Graphics<sup>®</sup> Questa<sup>®</sup> Advanced Simulator is shown in Figure F-1. A similar approach can be used with other simulators.










Figure F-1: Simulation Debug Flow



# Hardware Debug

Hardware issues can range from link bring-up to problems seen after hours of testing. This section provides debug steps for common issues. The Vivado Design Suite debug feature is a valuable resource to use in hardware debug. The signal names mentioned in the following individual sections can be probed using the debug feature for debugging the specific problems.

### **General Checks**

- Ensure that all the timing constraints for the core were met during Place and Route.
- Does it work in timing simulation? If problems are seen in hardware but not in timing simulation, this could indicate a PCB issue.
- Ensure that all clock sources are clean. If using DCMs in the design, ensure that all DCMs have obtained lock by monitoring the locked port.
- If Clock Data Recovery (CDR) is not done on the board, increase RX\_CDRLOCK\_TIME
  parameter in the gtwizard\_init file. This value is silicon-specific. The value given by
  default is a typical value and can be increased to the maximum TDLOCK value as
  specified in the device datasheet.
- For BASE-X/SGMII modes in UltraScale devices, if the transceiver is not coming out of the reset sequence, check the following:
  - a. If the Transceiver Control and status is enabled, check the DRP clock frequency. The frequency should be exactly same as that selected through DrpClkRate. It is recommended to connect the independent clock to the same clock frequency.
  - b. If (a) is not applicable the independent clock frequency must be exactly same as that selected through the Vivado IDE GUI or through the parameter DrpClkRate. The DRP clock internally is connected to the independent clock in this case.

### Problems with the MDIO

- Ensure that the MDIO is driven properly. See MDIO Management Interface for detailed information about performing MDIO transactions.
- Check that the mdc clock is running and that the frequency is 2.5 MHz or less.
- Read from a configuration register that does not have all 0s as a default. If all 0s are read back, the read was unsuccessful. Check that the PHYAD field placed into the MDIO frame matches the value placed on the **phyad[4:0]** of the core.



### **Problems with Data Reception or Transmission**

When no data is being received or transmitted:

 Ensure that a valid link has been established between the core and its link partner, either by auto-negotiation or manual configuration: status\_vector[0] and status\_vector[1] should both be High. If no link has been established, see the topics discussed in the next section.

*Note:* Transmission through the core is not allowed unless a link has been established. This behavior can be overridden by setting the Unidirectional Enable bit.

• Ensure that the Isolate state has been disabled.

By default, the Isolate state is enabled after power-up. For an external GMII, the PHY will be electrically isolated from the GMII; for an internal GMII, it will behave as if it is isolated. This results in no data transfer across the GMII. See Start-up Sequencing for more information.

If data is being transmitted and received between the core and its link partner, but with a high rate of packet loss, see Special Design Considerations.

### **Problems with Auto-Negotiation**

Determine whether auto-negotiation has completed successfully by doing one of the following.

- Poll the auto-negotiation completion bit 1.5 in Register 1: Status Register
- Use the auto-negotiation interrupt port of the core (see Using the Auto-Negotiation Interrupt).

If Auto-Negotiation is not completing:

1. Ensure that auto-negotiation is enabled in *both* the core and in the link partner (the device or test equipment connected to the core). Auto-Negotiation cannot complete successfully unless both devices are configured to perform auto-negotiation.

The auto-negotiation procedure requires that the auto-negotiation handshaking protocol between the core and its link partner, which lasts for several link timer periods, occur without a bit error. A detected bit error causes auto-negotiation to go back to the beginning and restart.

Therefore, a link with an exceptionally high bit error rate might not be capable of completing auto-negotiation, or might lead to a long auto-negotiation period caused by the numerous auto-negotiation restarts. If this appears to be the case, try the next step and see Problems with a High Bit Error Rate.

2. Try disabling auto-negotiation in both the core and the link partner and see if both devices report a valid link and are able to pass traffic. If they do, it proves that the core and link partner are otherwise configured correctly. If they do not pass traffic, see Problems in Obtaining a Link (Auto-Negotiation Disabled)).



### Problems in Obtaining a Link (Auto-Negotiation Disabled)

Determine whether the device has successfully obtained a link with its link partner by doing the following:

- Reading bit 1.2, Link Status, in MDIO Register 1: Status register, (see Register 1: Status Register) when using the optional MDIO management interface (or look at status\_vector[1]).
- Monitoring the state of **status\_vector[0]**. If this is logic 1, then synchronization, and therefore a link, has been established. See bit 0 in Table 2-41.

If the devices have failed to form a link then do the following:

- Ensure that auto-negotiation is disabled in *both* the core and in the link partner (the device or test equipment connected to the core).
- Monitor the state of the signal\_detect signal input to the core. This should either be:
  - Connected to an optical module to detect the presence of light. Logic 1 indicates that the optical module is correctly detecting light; logic 0 indicates a fault. Therefore, ensure that this is driven with the correct polarity.
  - Signal must be tied to logic 1 (if not connected to an optical module).

**Note:** When **signal\_detect** is set to logic 0, this forces the receiver synchronization state machine of the core to remain in the loss of sync state.

• See Problems with a High Bit Error Rate in a subsequent section.

When using a device-specific transceiver, perform these additional checks:

- Ensure that the polarities of the txn/txp and rxn/rxp lines are not reversed. If they are, this can be fixed by using the txpolarity and rxpolarity ports of the device-specific transceiver.
- Check that the device-specific transceiver is not being held in reset by monitoring the mgt\_tx\_reset and mgt\_rx\_reset signals between the core and the device-specific transceiver. If these are asserted then this indicates that the PMA PLL circuitry in the device-specific transceiver has not obtained lock; check the PLL Lock signals output from the device-specific transceiver.
- Monitor the **RXBUFERR** signal when auto-negotiation is disabled. If this is being asserted, the Elastic Buffer in the receiver path of the device-specific transceiver is either under or overflowing. This indicates a clock correction issue caused by differences between the transmitting and receiving ends. Check all clock management circuitry and clock frequencies applied to the core and to the device-specific transceiver.



### Problems with a High Bit Error Rate

#### Symptoms

The severity of a high-bit error rate can vary and cause any of the following symptoms:

- Failure to complete auto-negotiation when auto-negotiation is enabled.
- Failure to obtain a link when auto-negotiation is disabled in both the core and the link partner.
- High proportion of lost packets when passed between two connected devices that are capable of obtaining a link through auto-negotiation or otherwise. This can usually be accurately measured if the Ethernet MAC attached to the core contains statistic counters.

**Note:** All bit errors detected by the 1000BASE-X or 2500BASE-X PCS/PMA logic during frame reception show up as Frame Check Sequence Errors in an attached Ethernet MAC.

#### Debugging

- Compare the problem across several devices or PCBs to ensure that the problem is not a one-off case.
- Try using an alternative link partner or test equipment and then compare results.
- Try putting the core into loopback (both by placing the core into internal loopback, and by looping back the optical cable) and compare the behavior. The core should always be capable of Auto-Negotiating with itself and looping back with itself from transmitter to receiver so direct comparisons can be made. If the core exhibits correct operation when placed into internal loopback, but not when loopback is performed through an optical cable, this can indicate a faulty optical module or a PCB problem.
- Try swapping the optical module on a misperforming device and repeat the tests.

Perform these additional checks when using a device-specific transceiver:

• Directly monitor the following ports of the device-specific transceiver by attaching error counters to them, or by triggering on them using the debug feature or an external logic analyzer.

#### rxdisperr

#### rxnotintable

These signals should not be asserted over the duration of a few seconds, minutes or even hours. If they are frequently asserted, it might indicate a problem with the device-specific transceiver. Consult Answer Record 19699 for debugging device-specific transceiver issues.

• Place the device-specific transceiver into parallel or serial loopback.





- If the core exhibits correct operation in device-specific transceiver serial loopback, but not when loopback is performed by an optical cable, it might indicate a faulty optical module.
- If the core exhibits correct operation in device-specific transceiver parallel loopback but not in serial loopback, this can indicate a device-specific transceiver problem. See Answer Record 19699 for details.
- A mild form of bit error rate might be solved by adjusting the transmitter TX\_PREEMPHASIS, TX\_DIFF\_CTRL and TERMINATION\_IMP attributes of the device-specific transceiver.



Appendix G

# Additional Resources and Legal Notices

### **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

### **Documentation Navigator and Design Hubs**

Xilinx<sup>®</sup> Documentation Navigator provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open the Xilinx Documentation Navigator (DocNav):

- From the Vivado<sup>®</sup> IDE, select **Help > Documentation and Tutorials**.
- On Windows, select Start > All Programs > Xilinx Design Tools > DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In the Xilinx Documentation Navigator, click the **Design Hubs View** tab.
- On the Xilinx website, see the Design Hubs page.

*Note:* For more information on Documentation Navigator, see the Documentation Navigator page on the Xilinx website.



# References

These documents provide supplemental material useful with this product guide:

- 1. Serial-GMII Specification V1.7 (CISCO SYSTEMS, (ENG-46158)
- 2. 7 Series FPGAs SelectIO<sup>™</sup> Resources User Guide (UG471)
- 3. UltraScale Architecture SelectIO Resources User Guide (UG571)
- 4. LVDS 4x Asynchronous Oversampling Using 7 Series FPGAs (XAPP523)
- 5. Ethernet Standard 802.3-2008 Clauses 22, 35, 36 and 38 (Part 3)
- 6. LogiCORE IP 7 Series FPGAs Transceivers Wizard Product Guide (PG168)
- 7. 7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)
- 8. 7 Series FPGAs GTP Transceivers User Guide (UG482)
- 9. UltraScale Architecture GTH Transceivers Advance Specification User Guide (UG576)
- 10. UltraScale Architecture GTY Transceivers User Guide (UG578)
- 11. UltraScale FPGAs Transceivers Wizard Product Guide (PG182)
- 12. 7 Series FPGA Clocking Resources User Guide (UG472)
- 13. Parameterizable 8B/10B Encoder (XAPP1122)
- 14. UltraScale Architecture Clocking Resources User Guide (UG572)
- 15. LogiCORE IP Tri-Mode Ethernet MAC Product Guide (PG051)
- 16. Vivado® Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994)
- 17. Vivado Design Suite User Guide: Designing with IP (UG896)
- 18. Vivado Design Suite User Guide: Getting Started (UG910)
- 19. Vivado Design Suite User Guide Logic Simulation (UG900)
- 20. ISE® to Vivado Design Suite Migration Guide (UG911)
- 21. Vivado Design Suite User Guide: Programming and Debugging (UG908)
- 22. Zynq-7000 SoC Technical Reference Manual (UG585)

### **Training Resources**

- 1. Designing FPGAs Using the Vivado Design Suite 1 Training Course
- 2. Vivado Design Suite QuickTake Video Tutorials





# **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
05/22/2019	16.1	• Updated note #2 in Table 2-11 and Table 2-13.
03/22/2019	10.1	Updated Attributes for Bit[2] in Table 2-22.
		Added preamble shrinkage bullet in Features.
11/14/2018	16.1	• Updated Device Specific Transceiver columns for Artix-7 in Table 2-2.
		<ul> <li>Updated Figure 3-16 and Figure 3-17.</li> </ul>
10/04/2017	16.1	<ul> <li>Added 2500BASE-X support for Zynq-7000 devices in Table 2-2.</li> </ul>
06/07/2017	16.1	<ul> <li>Added gtpowergood output port for UltraScale and UltraScale+ device families.</li> </ul>
04/05/2017	16.0	<ul> <li>Updated tables in Appendix B (Migrating and Upgrading) for ports and parameters for Asynchronous 1000BASE-X/SGMII over LVDS for UltraScale and UltraScale+ device families</li> </ul>
		<ul> <li>Added support for Asynchronous 1000BASE-X/SGMII over LVDS for UltraScale and UltraScale+ device families.</li> </ul>
10/05/2016	16.0	<ul> <li>Added support to provide GT_Location in Vivado IDE.</li> </ul>
10/05/2010	10.0	<ul> <li>Added support for Spartan-7 devices</li> </ul>
		<ul> <li>Added support for clock correction on /C1/,/C2/ code groups in receive elastic buffer.</li> </ul>
		<ul> <li>Added support for GT in example design for UltraScale and UltraScale+ devices.</li> </ul>
	04/06/2016 15.2	<ul> <li>Added support for RX GMII interface to work at RXOUTCLK.</li> </ul>
04/06/2016		<ul> <li>Added support for Virtex UltraScale+ family</li> </ul>
		<ul> <li>Added selection option for GTH and GTY transceivers for UltraScale and UltraScale+ devices.</li> </ul>
		<ul> <li>Added support to interface with Gigabit Ethernet MAC of Zynq UltraScale+ devices.</li> </ul>
11/18/2015	15.1	Added support for UltraScale+ families.
	15.1	• Added 2.5G support for Artix devices (-2 and -3 speed grades).
09/30/2015		Added LvdsRefClk for LVDS reference clock selection for UltraScale devices.
03/30/2013		<ul> <li>Added gt_gtrefclk1, gt_cpllrefclksel[2:0] in UltraScale debug signals.</li> </ul>
		<ul> <li>Updated Register 2 and Register 3 values.</li> </ul>



Date	Version	Revision
		<ul> <li>Added 2.5 Gb/s support for 7 series devices (except Artix-7 and Zynq devices with Artix fabric) and UltraScale devices.</li> </ul>
04/01/2015	15.0	<ul> <li>Added options for gtrefclk and DRP/Free run clock selection for UltraScale devices.</li> </ul>
01/01/2015	15.0	<ul> <li>Added txinhibit to the transceiver debug signals.</li> </ul>
		• Added pcsrsvdin to the transceiver debug signals for UltraScale devices.
		<ul> <li>Added mmcm_reset port for modes using transceivers.</li> </ul>
		• Added 1588(PTP) GTH transceiver support for UltraScale architecture.
10/01/2014	14.3	Document re-structured
		Added information on shared logic for cases using device-specific transceiver
		Added SGMII over LVDS for UltraScale devices.
		<ul> <li>Modified status_vector(0) and LINK_STATUS register to take care of reset sequence completion of transceivers.</li> </ul>
04/02/2014	14.2	• Updated screen displays in chapter 13.
		<ul> <li>Added reset_done signal to several figures.</li> </ul>
		Added External MDIO feature.
		• Modified ambiguous text for BUFG usage in 7 series device SGMII over LVDS.
		<ul> <li>Added UltraScale<sup>™</sup> architecture support.</li> </ul>
12/18/2013	14.1	• Added 1588(PTP) GTH transceiver support in the core.
		<ul> <li>Updated screen displays in Chapter 13.</li> </ul>
		Removed link timer value ports from block_wrapper
		Enhanced support for IP integrator.
		<ul> <li>Reduced warnings in synthesis and simulation.</li> </ul>
10/02/2013	14.0	<ul> <li>Updated clock synchronizers to improve Mean Time Between Failures (MTBF) for metastability.</li> </ul>
		<ul> <li>Added optional transceiver control and status ports.</li> </ul>
		<ul> <li>Added Vivado IDE option to include or exclude shareable logic resources in the core.</li> </ul>
		<ul> <li>Added new board Vivado IDE tab for targeting evaluation boards.</li> </ul>
		• Revision number advanced to 13.0 to align with core version number 13.0.
		<ul> <li>Added Zynq-7000 SoC EMAC support.</li> </ul>
06/19/2013	13.0	Added 1588 (PTP) support in the core.
		<ul> <li>Modified PHYAD to be a GUI option instead of block level port.</li> </ul>
		• Updated Figures 2-2, 2-3, 2-6, 2-7, 2-8, 2-9, 13-1, 13-2, 13-3, and 13-4.
		Updated to core version 12.0.
		<ul> <li>Removed all material related to devices not supported by the Vivado Design Suite.</li> </ul>
03/20/2013	2.0	<ul> <li>Removed all material related to ISE<sup>®</sup> Design Suite, CORE Generator<sup>™</sup> tools, and UCF.</li> </ul>
		Updated 7 series FPGA transceivers diagrams.
		Added Zynq support for SGMII over LVDS feature.

247



Date	Version	Revision	
		Updated for 14.4 and 2012.4. Updated to core version 11.5.	
		Updated Debugging appendix.	
		<ul> <li>Added new information about Artix®-7 FPGAs throughout the guide</li> </ul>	
12/18/2012	1.2	Added XCI file information.	
12,10,2012	1.2	<ul> <li>Added statement about wait time for Vivado Design Suite use with transceiver wizards.</li> </ul>	
		• Updated Figures 6-8, 6-9, 6-10, 6-17, 7-2, and G-1.	
		Added XDC information.	
10/10/2012	1 1	Updated for 14.3 and 2012.3.	
10/16/2012 1.1		Added Gigabit Ethernet EDK application for Zynq®-7000 devices.	
07/25/2012	1.0	Initial Xilinx release in product guide format. This document is based on the following documents:	
		• LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.3 Product Guide	
		• LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.3 Data Sheet	

# **Please Read: Important Legal Notices**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

#### AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2012–2019 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. The PowerPC name and logo are registered trademarks of IBM Corp. and used under license. All other trademarks are the property of their respective owners.