

XAPP1022 (v2.0) November 20, 2009

Using the Memory Endpoint Test Driver (MET) with the Programmed Input/Output Example **Design for PCI Express Endpoint Cores**

Author: John Aver Jr.

Summary

This application note discusses using the provided Memory Endpoint Test (MET) demonstration driver to exercise the Programmed Input/Output (PIO) design that is delivered with all Xilinx solutions for PCI Express[®]. Instructions for installing this driver on a typical Windows XP operating system are provided, along with how to access the I/O and memory space of the design.

Important Notice

The MET driver is provided as is with no implied warranty or support. This driver is not guaranteed to work on all systems. While there are no known issues with using the driver application, no technical support will be provided for problems that might arise. Source code for the MET driver is not available.

Overview

Xilinx offers cores for PCI Express to be used in endpoint applications. The appropriate core choice is based on the target device and design requirements. Table 1 shows a summary of the cores and supported devices.

Core Name	Device(s) Supported	Comments
Integrated Block for PCI Express	Virtex [®] -6	Utilizes the Virtex-6 built in block for PCI Express.
Endpoint Block Plus Wrapper for PCI Express	Virtex-5	Utilizes the Virtex-5 Built-in Endpoint Block for PCI Express
Endpoint for PCI Express	Virtex-5 and Virtex-4	Soft-IP Implementation
Integrated Block for PCI Express	Spartan [®] -6	Utilizes the Spartan-6 built in block for PCI Express.
Endpoint PIPE for PCI Express	Spartan-3, Spartan-3A, and Spartan-3E	Soft-IP implementation utilizing an external physical layer from NXP Semiconductors

More information about the current versions of these cores is available in the product data sheets located in the Xilinx online Documentation Center. The specific product pages are linked by the Core Name column in Table 1. Visit the Xilinx solutions for PCI Express page for more information about the cores for PCI Express.

The cores for PCI Express are delivered by the Xilinx CORE Generator™ software. This software allows users to customize various parameters of the core such as Device and Vendor ID, BAR requirements, and power management settings. Detailed instructions for generating the core using the CORE Generator software can be found in the Getting Started Guide or User Guide for the core. This document is delivered with the core, but can also be downloaded from the Xilinx online Documentation Center.

© 2007-2009 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners. PCI, PCI-SIG, PCI EXPRESS, PCIE, PCI-X, PCI HOT PLUG, MINI PCI, EXPRESSMODULE, and the PCI, PCI-X, PCI HOT PLUG, and MINI PC design marks are trademarks, registered trademarks, and/or service marks of PCI-SIG.

Setting Up the PIO Example Design

By default, the endpoint core includes a working example called the PIO design that can be downloaded to an add-in card and inserted into any PCI Express system. The Getting Started Guide and User Guide contain detailed information about generating a core. This application note has less detailed instructions to allow the user to generate a core and download it to a board.

To use the PIO design with the MET driver, changes need to be made to some of the CORE Generator software customization parameters. See steps 6 and 7 under "Generating the Core".

Generating the Core

- 1. Install the latest version of the ISE Design Suite tools. Updates can be found at: http://www.xilinx.com/tools/designtools.htm
- 2. Start the CORE Generator software and create a new project.
- 3. Select the appropriate part.
- 4. In the taxonomy tree, select Standard Bus Interface > PCI Express.
- 5. Select the appropriate core for PCI Express and click **Customize**.
- 6. Change the BAR settings to implement a single Memory BAR. The recommended size is 8 Kilobytes, but this value is user configurable. An example is shown in Figure 1.
- 7. Click Next to continue.

Note: If the Virtex-5 Block Plus Wrapper for PCI Express is selected, the panel to select the class code will be first followed by the panel to customize the BARs.

Idresses a	and the	device use	s this infor	mation to p	erform ad	dress decodir	assign to the ig. BAR 1 On	tions	, uie base Addri	ess ro	egisters are prog	iranifiicu wiul
Bar0	Туре	Memory	~	🗖 64 bit	Pr	efetchable	Bar1	Туре	N/A	Q.	64 bit	Prefetchable
	Size	8	~	Kilobytes	~	٩		Size	1	~	Bytes	-
	Value	FFFFE000)	(Hex)		-		Value	00000000		(Hex)	
BAR 2 OD	tions						BAR 3 Op	tions				
Bar2	Туре	N/A	~	64 bit	Pr	efetchable	Bar3	Туре	N/A	~	64 bit	Prefetchable
	Size	128	~	Bytes		Ť.		Size	1	v	Bytes	
	Value	00000000)	(Hex)		10		Value	00000000		(Hex)	
BAR 4 OD	tions						BAR 5 Op	tions				
Bar4	Туре	N/A	~	64 bit	Pr	efetchable	Bar5	Туре	N/A	0	Prefetchab	e
	Size	1	~	Bytes	~	1		Size	1	~	Kilobytes	~
	Value	00000000)	(Hex)		-53		Value	00000000		(Hex)	
Expansion	n ROM I	Base Addre	ss Register									
Expar	nsion R	om Size	2	~	Kilobytes							
100 C		Value	00000000	i.	(Hex)							
			househousehousehousehousehousehousehouse									

Figure 1: Class Code Settings for PIO Design

8. Change the Sub-Class code to 80 to indicate an "Other Memory Controller" to the system. An example is shown in Figure 2.

) Initial Values		
endor ID	10EE	Range: 0000FFFF
evice ID	0007	Range: 0000FFFF
evision ID	00	Range: 00FF
ubsystem Vendor ID	10EE	Range: 0000FFFF
ubsystem ID	0007	Range: 0000FFFF
lass Code		
ase Class	05	Range: 00FF
ub-Class	80	Range: 00FF
terface	00	Range: 00FF
ass Code	058000	(Hex)
ardbus CIS Pointer		
ardbus CIS Pointer	00000000	Range: 00000000FFFFFFF

Figure 2: Memory BAR Settings for PIO Design

9. Accept the default settings for all other fields. Click **Finish**.

Implementing the Core

- 1. Navigate to the output directory and browse to the implement folder.
- 2. Double-click or source the implementation script provided.

The PIO example design is synthesized and implemented. A results directory is created containing a routed.bit file. This file is to be downloaded to the board. Note that the implementation script might need to be modified to point to the correct UCF file for the board used.

Programming the Board

For a system to recognize a PCI Express add-in card, the card must be present during bus enumeration. Enumeration is performed by the BIOS during the boot process. For this reason, the FPGA must be programmed in one of two ways:

- Through an on-board PROM, so that when the system is powered on, the FPGA is programmed in time to be enumerated by the BIOS.
- Through the JTAG interface after the OS has started. However, for the card to be recognized, a "warm reset" must be performed. In Windows, this equates to performing a

Restart. Note that sometimes re-programming the FPGA after the OS has started can cause the system to hang.

Exploring the PIO Design

The PIO design implements an 8192 byte target space in FPGA block RAM, behind the PCI Express Endpoint core. This 32-bit target space is accessible through single DWORD I/O Read, I/O Write, Memory Read 64, Memory Write 64, Memory Read 32, and Memory Write 32 TLPs.

The PIO design generates a completion with 1 DWORD of payload in response to a valid Memory Read 32 TLP, Memory Read 64 TLP, or IO Read TLP request presented to it by the PCI Express Endpoint Core. In addition, the PIO design returns a completion without data with successful status for I/O Write TLP request.

The PIO design processes a Memory or I/O Write TLP with 1 DWORD payload by updating the payload into the target address in the FPGA block RAM space.

By default, the PIO design supports four discrete target spaces, each consisting of a 2 kB block of memory represented by a separate Base Address Register (BAR). Using the default parameters produces a core configured to work with the PIO design defined in this section, and consists of the following:

- One IO Space BAR
- One 64-bit Addressable Memory Space BAR
- One 32-bit Addressable Memory Space BAR
- One Expansion ROM BAR

The MET driver application described in this document is mainly used to interface with memory space. It is recommended that the user modify the PIO design to use the entire 8 kB of block RAM space for 32-bit addressable memory accesses. This modification can be done in many ways, but the simplest method is to modify the PIO_128_RX_ENGINE.v[hd], PIO_64_RX_ENGINE.v[hd], or PIO_32_RX_ENGINE.v[hd] file by searching and modifying assignments to the "req_addr_0" and "wr_addr_o" buses.

Depending on the file, there will be assignments made to these buses in various states of the RX Engine state machine. Each time an assignment is made, it will be a concatenation of the following terms: region_select[1:0], trn_rd[##:##], and "00" if its "req_addr_o" bus. In each case, remove the region_select[1:0] and increase the upper index of the trn_rd bus by 2. For example:

• Change:

```
req_addr_o <= #`TCQ {region_select[1:0],trn_rd[42:34], 2'b00};
To:
```

req_addr_o <= #`TCQ {trn_rd[44:34], 2'b00};</pre>

Change:

wr_addr_o <= #`TCQ {region_select[1:0], trn_rd[42:34]}; To:

wr_addr_o <= #`TCQ {trn_rd[44:34]};</pre>

Carry out this modification each time an assignment to req_addr_o and wr_addr_o is found. Note that the MET driver will still work without this modification, but it will only be able to access 2 KB of space in the device.

See the applicable core User Guide for more information about the PIO design.

Users can write and read the address space using any available software that will recognize the PCI Express design and access its BAR space. One such tool is the PCItree shareware tool available from http://www.pcitree.de for Windows XP operating systems.

Using the MET Driver with Windows XP

MET Driver and Application

The MET driver and application are available in xapp1022.zip. Unzip this file to any directory and follow the instructions in "Installing the Driver," page 6. Currently, the driver is set to recognize cards with a Vendor ID of 10EEh and a Device ID of 0007h. To change this setting, open xilinx_pcie_block.inf and modify the line:

Xilinx Endpoint for PCI Express = XILINXPCIe, PCI\VEN_10EE&DEV_0007

For example, to use a Vendor ID of 1234 and a Device ID of 0101, change this line to read:

Xilinx Endpoint for PCI Express = XILINXPCIe, PCI\VEN_1234&DEV_0101

Also, more than one Device and Vendor ID can be recognized by adding multiple lines. For example:

Xilinx Endpoint for PCI Express = XILINXPCIe,PCI\VEN_10EE&DEV_0007 Xilinx Endpoint for PCI Express = XILINXPCIe,PCI\VEN_1234&DEV_0101

Note that if xilinx_pcie_block.inf is modified, the driver must be re-installed.

Installing the Driver

When the card with the PIO design for PCI Express is first installed, Windows attempts to locate a device driver for the card. Using the PIO example design with the CORE Generator defaults, the Vendor ID is "0x10EE" and the device ID is "0x0007". Windows searches the driver database for the card found. Initially, a driver will not be found, and the Found New Hardware Wizard is launched.

Installing the Driver

To install the driver, follow these steps:

1. Select No, not at this time, and click Next.

Found New Hardware Wizard					
	Welcome to the Found New Hardware Wizard Windows will search for current and updated software by looking on your computer, on the hardware installation CD, or on the Windows Update Web site (with your permission). Read our privacy policy				
	Can Windows connect to Windows Update to search for software? Yes, this time only Yes, now and <u>e</u> very time I connect a device No, not this <u>t</u> ime				
Click Next to continue.					
< <u>B</u> ack Next > Cancel					

- Figure 3: Welcome to the Found New Hardware Wizard
- 2. Select Install from a list or specific location (Advanced) and click Next.

This is because the driver is being provided as a ZIP file instead of on a CD.



Figure 4: Install from a List or Specific Location (Advanced)

3. Select Don't search, I will choose the driver to install and click Next.

ound New Ha	ardware Wizard
Please choo	ose your search and installation options.
O <u>S</u> earch	n for the best driver in these locations.
Use the paths a	e check boxes below to limit or expand the default search, which includes local and removable media. The best driver found will be installed.
	Search removable media (floppy, CD-ROM)
	Include this location in the search:
	C:\Documents and Settings\bob\My Documents\ML 👽 🛛 Browse
⊙ <u>D</u> on't s	earch. I will choose the driver to install
Choose the driv	e this option to select the device driver from a list. Windows does not guarantee tha ver you choose will be the best match for your hardware.
	< <u>B</u> ack <u>N</u> ext > Cancel

Figure 5: Change Search and Installation Options

4. Click Have Disk, and then click Next.

Found New Hardware Wizard
Select the device driver you want to install for this hardware.
Select the manufacturer and model of your hardware device and then click Next. If you have a disk that contains the driver you want to install, click Have Disk.
Model
Xilinx PCI Express Endpoint Block
Image: This driver is not digitally signed! Have Disk Image: Tell me why driver signing is important Have Disk
< <u>Back</u> <u>Next</u> Cancel

Figure 6: Select the Device Driver

Browse to the location of the driver (Figure 7). The driver is provided as a ZIP file with this document. Unzip it to any location on the machine and browse to the filename "xlinx_pcie_block.inf." Select this file, click **Open**, and then click **OK**.

Locate File			? 🛛
Look in: ն	l driver	🔽 G 🌶	🖻 🛄 •
xilinx_pcie	_block.inf		
File <u>n</u> ame:	xilinx_pcie_block.inf	*	<u>Open</u>
Files of type:	Setup Information (*.inf)	×.	Cancel

Figure 7: Locate the Driver File

6. After clicking OK to choose the ".inf" file, click **Next** to install the driver (Figure 8).

ound New Hardware Wizard	
Select the device driver you want to inst	all for this hard w are.
Select the manufacturer and model of you have a disk that contains the driver you w	r hardware device and then click Next. If you ant to install, click Have Disk.
Model	
Xilinx Virtex-5 PCI Express Endpoint Block	
This driver is not digitally signed! <u>Tell me why driver signing is important</u>	Have Disk
	< <u>B</u> ack Next > Cancel

Figure 8: Install the Driver

7. Progress of the installation is displayed.



Figure 9: Wizard Installs the Software

8. After successful installation, you are instructed to reboot. Click Finish to exit the Wizard.



Figure 10: Hardware Update Complete

 After the reboot, the device will appear in the Device Manager under "System Devices" (Figure 11).

🖳 Device Manager	
Eile Action View Help	
←→ 🗉 🗳 😫 🕿 🕿 🗶	
😑 😼 System devices	^
- 😼 ATK0110 ACPI UTILITY	
😼 Microcode Update Device	
💆 Microsoft System Management BIOS Driver	
🔤 🕎 Numeric data processor	
🔤 🚽 Plug and Play Software Device Enumerator	
System CMOS/real time clock	
🔤 🕎 System speaker	
Terminal Server Device Redirector	
Xilinx PCI Express Endpoint Block	
🛨 😋 Universal Serial Bus controllers	~

Figure 11: Device Manager—System Devices

Using MET in Command Line Mode

The MET application can be executed with the arguments shown in Table 2.

Argument	Definition	Example
log <logfile></logfile>	[OPTIONAL] Logs all test results and non-prompt output to the given log file. For safety, it will not overwrite an existing log file.	MET -log log1.txt
script <scriptfile></scriptfile>	[OPTIONAL] Accepts and executes interactive "monitor" commands from the given file.	METscript cmds.txt
<testspec></testspec>	[OPTIONAL] Executes the tests specified in the given file, in the ".ini" format documented below.	MET Memtest1.ini

Table 2: MET Application Arguments

The ScriptFile and TestSpec file options are mutually exclusive, meaning only one can be used at a time. However, a test specification can be combined with the scripting method by calling it through the interactive test specification command. Following are usage examples:

• C:\>MET

Runs the MET application in interactive mode.

• C:\>MET --log log1.txt

Runs the MET application in interactive mode and logs the results.

- C:\>MET --log log1.txt --script my_script.txt Runs the MET application with script file inputs and logs the results.
- C:\>MET --log log1.txt memtest.ini

Runs the MET with the test file specified and logs the results.

Running in Interactive Mode

The driver is run by either double-clicking the "MET.exe" file or typing **MET.exe** at the command prompt.

When launched, the driver displays configuration space information, as shown in Figure 12.



Figure 12: Running Driver in Interactive Mode

When first launched, the following prompt is displayed:

MEM:32:Hex:0000000>

The fields displayed in the prompt are defined in Table 3.

Table 3: MET Application Prompt Definition

Field	Definition
1 - MEM	The current PCI [™] space; one of: MEM (memory space), I/O (I/O or "port" space), CNF (config space).
2 - 32	The default bit-width for reads/writes and input data (currently 8, 16, and 32 are supported).
3 - HEX	The default radix for display and input; one of: Oct (base 8), Dec (base 10), or Hex (base 16).
4 - 00000000	The current address offset in the current space, displayed in the current radix.

Table 4 shows the supported commands that can be used to access the memory space of the PIO design. Commands are not case-sensitive. Only the first 255 characters are parsed.

Table 4: MET Application Commands

Syntax	Description	Example
Access { C M}	Changes the current space to Config, I/O, or Memory, respectively. Only memory space accesses are currently supported.	A M Change to Memory Space
Width {B W D}	Changes width to byte, word (16-bit), or doubleword (32-bit), respectively.	W D Change width to 32-bit
Radix {O D H}	Changes radix to octal, decimal, or hex, respectively.	R D change radix to decimal
Location <offset></offset>	Changes the current address offset to that given. By default, offset is parsed per current radix, but "C" notation is also accepted.	L 0x40 Change offset to 40 (hex) regardless of current radix
Dump <count></count>	Dumps data, starting at the current address offset, for the given number of bytes and updates the current address offset.	D 40 Dump 40 (current radix) bytes
Next	Advances the dump; i.e., dumps the same number of bytes as given in the last dump command.	N Assuming above, dump 40 bytes
Set <datum> [<datum>]</datum></datum>	Writes the given data starting at the current address offset. Data is parsed assuming the current radix and bit- width. Shortcuts are provided, which override the current bit-width: sb for byte, sw for word, sd for doubleword.	S A5 88 F00F Assuming 16-bit and hex, write the 3 words at the current offset. SD AAAA55555
Config	Performs an annotated dump of the PCI and PCI Express config space.	Write the 32-bit datum C Analyze config space
Test <testspecfile></testspecfile>	Runs the test suite from the given file (only once, vs. the continuous mode).	T memtest.ini Run the test suite in memtest.ini
Exit	Exits the program.	E

Interactive Mode User Examples

Example 1:

Dump 0x80 bytes (128 bytes decimal) of memory space at the current offset of 0x000000.

📾 C:Wocuments and Settings\bob\Wy Documents\WL555\W	ET_CMDWET.exe
MET v2.4	
Status request:	
OK=1	
larget report:	
UK=0XI Uandan=0x10aa	
Deutice=0x7	
Bust=0x0	
Dev#=0x0	
MemAddress=0xff4f0000	
MemSize=0×10000	
IoAddress=0x9c00	
IoSize=0x80	
IsPciExpress=TRUE	
Interactive mode	
NFU:27:Hex:000000050 0000000 0000000 00000000	
00000040: 00000000 00000000 0000000 00000000	
00000050: 00000000 00000000 0000000 00000000	
00000060: 00000000 00000000 0000000 00000000	
00000070: 00000000 00000000 0000000 00000000	the second s
MEM:32:Hex:00000080>	•

Figure 13: Displaying Memory Space Contents

Example 2:

- 1. Dump 0x40 bytes of memory space (d 40).
- 2. Change the address offset back to the beginning (I 0x0).
- 3. Write one DWord at address offset 0x00000000 (s 12345678).
- 4. Change the address offset to 0x28 (I 0x28).
- 5. Write one DWord at address offset 0x00000028 (s 12345678).
- 6. Change the address offset back to the beginning (I 0x0).
- 7. Display what was written (d 40).

📾 Command Prompt - met	- 🗆	×
Device=0x7		-
Bus #=USO		1000
Пепницгезз-бул і 400000 Малсіар-Ауни (Арар		
Insize=0v0		
Ispeifynpess=TRIF		
Interactive mode		
MEM:32:Hex:000000002d 40		
00000000: 00000000 00000000 00000000000		
00000010: 00000000 00000000 00000000 00000000		
00000020: 00000000 00000000 00000000 00000000		
00000030: 00000000 0000000 00000000 00000000		
MEM:32:Hex:00000040>1 0x0		
MEM:32:Hex:000000002s 12345678		
MEM:32:Hex:00000000>1 0x28		
MEM:32:Hex:000000028>s 12345678		
MEM:32:Hex:00000028>1 0X0		
MEM:32:Hex:00000000/a 40		
MFM:32:Hex:00000040>		-

Figure 14: Accessing Memory Space

Running a Test Suite from an "ini" File

The MET driver allows testing from a specified file using the format outlined in this section. The test file can be executed as an argument, or it can be run in the interactive mode using the "T" command.

- C:\>MET memtest.ini
- MEM:32:Hex:0000000>T memtest.ini

```
Contents of the Test Specification File
```

[Suite]

TestCount=4; how many tests are specified in the sections below

TestGap=2 ; how many seconds to delay between tests
; (i.e. between Test1 and Test2, etc.)

```
TestMode=List; optional, use to run entire suite in kernel mode,
  ; uninterrupted by app requests
[Test1]
```

```
Count=200 ; how many times to repeat this test before moving to next one
; the starting data pattern is rotated at each
; iteration, so a different set
; of data is used each iteration
Delay=10;optional microsecond delay between iterations of this test
```

;(iteration means the 200 iterations here since

```
; Count=200)
```

Space=M ; space (M=memory, I=I/O, C=config)

Length=0x10000 ; how many bytes to transfer (fixed) or the most to transfer (random)

RandomLength=TRUE ; TRUE for random length; FALSE or omitted for fixed-length

Offset=0x28000 ; offset within device's resource

Test=W ; R=read "Count" times (just a loop of reads for a
 ; "scope-loop" test)

- ; W=write "Count" times and read/verify at the end
- ; WI=write w/ immediate readback (i.e. to force bus
- ; bridge to perform
- ; small writes)

WriteWidth=2 ; optional; write using word (16-bit) accesses (default is byte) ; this also controls the data pattern's wrapping ReadWidth=4 ; optional

```
; read using double-word (32-bit) accesses
```

- ;(default=byte)
- Pattern=W1 ; W0=walking 0s (all 1 bits except one 0, pattern
 - ; rotates at every write)
 ; W1=walking 1s (inverse of W0)
 - ; A0=all Os
 - ; Al=all 1s
 - , AI-AII IS
 - ; L=alternating 1/0 pattern
 - ; R=random

; in absence of a pre-defined pattern,	parses	as a	£
; numeric value			
; to use throughout			
[Test3]			
[Test4]			

MET GUI

Included in xapp1022.zip is a GUI application that will write and read packets to the endpoint application and note any errors that occurred. This application is located in a sub-directory of the ZIP file called MET_GUI. To launch the GUI shown in Figure 15, double-click the MET_GUI.bat file.

🖗 MET.exe	
VIRTEX♥ SPARTAN♥	Main Window
Main Window	Bytes Transferre
Exit Window	Error Count: 0
About	Start
E XILINX	

Figure 15: MET GUI for Windows XP

Using the MET Driver for Linux

All Linux software was built and tested on Fedora core 10. It is likely to work on different variations of Linux, but none have been tested. The driver source and application are provided as is with no implied support or warranty. Xilinx appreciates any feedback regarding problems and solutions found with different versions of Linux and will try to incorporate these in future updates. To provide feedback, open a webcase and include details about:

- Linux distribution
- Version
- Description of the problem
- Work around, if found

Linux Driver Contents

The Linux driver is included in the xapp1022.zip in the directory called Linux_Driver. The contents of this folder needed to install and run the driver are:

- README : Describes loading the driver.
- xpcie.c: XPCIE device driver.
- met.cpp: Example memory endpoint test. Modify this file to run other test.
- make_device : Script that creates the xpcie device on the system. Must be run before loading the device driver.
- Makefile: Makefile.
 - Compiles xpcie.c into a loadable xpcie.ko.
 - Compiles met.cpp into MET executable.

Compiling and Installing on Fedora Linux

The Vendor ID of the driver is set to 10EEh, and the Device ID is set to 0007h by default. If this is different from the generated core, edit the xpcie.c file and change these two lines to match the Vendor and Device ID in use:

#define PCI_VENDOR_ID_XILINX 0x10ee
#define PCI_DEVICE_ID_XILINX_PCIE 0x0007

Installation of the driver requires root privileges. To install the driver and run the test, go to the directory containing the driver files and type the following commands:

1. make

The expected output is shown in Figure 16.

	bob@localhost:/home/bob/trash/xapp1022/Linux_Driver	_ + X
<u>F</u> ile	<u>E</u> dit <u>V</u> iew <u>T</u> erminal <u>T</u> abs <u>H</u> elp	
[roo make make Bu: MOI make g++ I [roo	t@localhost Linux_Driver]# make -C /lib/modules/2.6.27.5-117.fc10.i686/build M=/home/bob/trash/xapp1022/Linux_Driver modules [1]: Entering directory `/usr/src/kernels/2.6.27.5-117.fc10.i686' ilding modules, stage 2. DPOST 1 modules [1]: Leaving directory `/usr/src/kernels/2.6.27.5-117.fc10.i686' met.cpp -o met t@localhost Linux_Driver]#	(
		_

Figure 16: Make Command Output

2. ./make_device

The expected output is highlighted in Figure 17.



3. insmod xpcie.ko

There is no noticeable output after running insmod. Note that without root privileges insmod will fail to load the driver.

4. ./met

This runs the application and expected output is shown in Figure 18.

			bo	ob@loo	alhost	::/home/bob/trash/xapp1022/Linux_Driver	_ + X
<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>T</u> erminal	<u>T</u> abs	<u>H</u> elp		
[roo	t@local	host L	inux_Driv	er]# .	/met		(
Pass	#[0]						
Pass	#[1000]					
Pass	#[2000]					
Pass	#[3000	1					
Pass	#[4000	1					
Pass	#[5000	1					
Pass	#[6000	1					
Pass	#[/000	1					
Pass	#[8000	1					
Pass	#[9000	01					
Pace	#[1100	01					
Pace	#[1200	01					
Pass	#[1300	01					
Pass	#[1400	01					
Pass	#[1500	01					
Pass	#[1600	0]					
Pass	#[1700	0]					
Pass	#[1800	0]					_
Pass	#[1900	0]					::
Pass	#[2000	0]					**
Pass	#[2100	0]					
Pass	#[2200	0]					
Pass	#[2300	0]					~

Figure 18: MET Command Output

Debugging Problems

If problems are encountered, use the following commands to determine what is happening.

1. Verify the card is recognized by the system by using lspci. At the prompt type:

```
lspci
```

Look for the output highlighted in Figure 19.

bob@localhost:~/trash/xapp1022/Linux_Driver	_ + X
<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>T</u> erminal <u>T</u> abs <u>H</u> elp	
00:01.0 PCI bridge: Intel Corporation 82P965/G965 PCI Express Root Port (rev 02)	^
00:02.0 VGA compatible controller: Intel Corporation 826965 Integrated Graphics Controller (rev 02)	
00:1a.0 USB CONTROLLER: Intel Corporation 82801H (LH8 Family) USB UHCI CONTROLLER #4 (rev 02)	
00.1a.1 USB Controller: Intel Corporation 82801H (ICH8 Family) USB2 EHFT Controller #2 (rev 02)	
00:1b.0 Audio device: Intel Corporation 82801H (ICH8 Family) DAudio Controller (rev 02)	
00:1c.0 PCI bridge: Intel Corporation 82801H (ICH8 Family) PCI Express Port 1 (rev 02)	
00:1c.4 PCI bridge: Intel Corporation 82801H (ICH8 Family) PCI Express Port 5 (rev 02)	
00:1c.5 PCI bridge: Intel Corporation 82801H (ICH8 Family) PCI Express Port 6 (rev 02)	
00:1d.0 USB Controller: Intel Corporation 82801H (ICH8 Family) USB UHCI Controller #1 (rev 02)	
00:1d.1 USB Controller: Intel Corporation 82801H (ICH8 Family) USB UHCI Controller #2 (rev 02)	
001d.2 USB Controller: Intel Corporation 82801H (ICH8 Family) USB UHCI Controller #3 (rev 02)	
00:10.7 USB CONTROLLET: INTEL CORPORATION 82801H (LL88 FAMILY) USB2 EHCI CONTROLLET #1 (FEV 02)	
00.16.0 FCI bridge: Intel Corporation 22001 FCI blidge (FEV 12)	
00:11:0 IDE interface: Intel Corporation 82801H (ICH8 Family) 4 port SATA TDE Controller (rev 02)	
00:11.3 SMBus: Intel Corporation 82801H (ICH8 Family) SMBus Controller (rev 02)	
00:1f.5 IDE interface: Intel Corporation 82801H (ICH8 Family) 2 port SATA IDE Controller (rev 02)	
01:00.0 Memory controller: Xilinx Corporation Device 0007 (rev 01)	
02:00.0 Ethernet controller: Realtek Semiconductor Co., Ltd. RTL8111/8168B PCI Express Gigabit Ether	net contr
oller (rev 01)	
03:00.0 SATA controller: JMicron Technologies, Inc. JMicron 20360/20363 AHCI Controller (rev 02)	
05:00.1 1DE Intertace: JMicron Jechnologies, Inc. JMicron 20360/20363 AHCI Controller (rev 02)	
US:01.0 Filewire (IEEE 1394): Texas Instruments ISB43AB22/A IEEE-1394a-2000 Controller (PHY/LINK)	
[ppp@cocacijosc crijux_pitx61]	\sim

Figure 19: LSPCI Command Output

To see more details of the device and verify the BAR is set type:

lspci -d 10EE:0007 -v -x

This will give the output shown in Figure 20.

bob@localhost:~/trash/xapp1022/Linux_Driver	_ + X
<u>File E</u> dit <u>V</u> iew <u>T</u> erminal <u>T</u> abs <u>H</u> elp	
<pre>[bob@localhost Linux_Driver]\$ lspci -d 10EE:0007 -v -x 01:00.0 Memory controller: Xilinx Corporation Device 0007 (rev 01) Subsystem: Xilinx Corporation Device 0007 Flags: bus master, fast devsel, latency 0, IRQ 11 Memory at bfdfe000 (64-bit, prefetchable) [size=8K] Expansion ROM at ff400000 [disabled] [size=1M] Capabilities: <access denied=""> 00: ee 10 07 00 07 00 10 00 01 00 80 05 08 00 00 00 10: 0c e0 df bf 00 00 00 00 00 00 00 00 00 00 20: 00 00 00 00 00 00 00 00 00 00 00 00 30: 00 00 40 ff 40 00 00 00 00 00 00 00 00 00 [bob@localhost Linux_Driver]\$</access></pre>	
	\sim

Figure 20: Detailed LSPCI Output

- 2. Type **dmesg** to see the kernel message output. If a problem occurs while trying to load the driver, this command may provide helpful messages.
- Use the lsmod command to verify the device is loaded on the system. You should see an output similar to Figure 21.

bot	b@localhost:/home/bob/trash/xapp1022/Linux_Driver	+ X
<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>T</u> erminal	<u>T</u> abs <u>H</u> elp	
[root@localhost Linux Drive	r]# ls	^
make_device_metModule	e.markers Module.symvers xpcie.c xpcie.mod.c xpcie.o	
Makefile met.cpp module	.es.order README xpcie.ko xpcie.mod.o	
[root@localhost Linux_Drive	r]# insmod xpcie.ko	
[root@localhost Linux_Drive	r]# lsmod	
Module Size	e Used by	
xpcie 9092	2 0	
vfat 12672	2 0	
fat 42784	4 1 vfat	
1915 5338	0 2	
drm 158260	0 3 1915	
autofs4 21124	4 2	
fuse 49430	6 3	
sunrpc 155924	4 3	
nf_conntrack_netbios_ns	6272 0	
1p6t_REJECT /290	6 2	
ip6table_filter 6400		
1p6_tables 14/3	6 1 1p6table_filter	
1pv6 23013.	2 25 1pbt_KEJECI	
dm_multipath 1/164	4 0	_
10624	4 U	
ppuev 1037.	2 0	
snd_nda_intet 551124	4 J	
snd_seq_auminy 6660		
Notice Construction of Lindx_DF1ve Module Sizi xpcie 9092 vfat 12672 fat 42784 i915 53384 drm 158264 autofs4 21124 fuse 49433 sunrpc 155924 nf_conntrack_netbios_ns ip6t_REJECT ip6t_REJECT 7290 ip6table_filter 6400 ipv6 230133 dm_multipath 17164 uinput 10622 ppdev 10377 snd_hda_intel 351127 snd_seq_dummy 6666 snd_seq_coss 30366	<pre>Fire Canada e Used by 2 0 2 0 4 1 vfat 0 2 0 3 i915 4 2 6 3 4 3 6272 0 6 2 0 1 6 2 0 1 6 2 0 1 6 2 0 5 2 ip6t_REJECT 4 0 2 0 4 0 2 0 4 0 2 0 4 0 2 0 4 0 2 0 4 0 2 0 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1</pre>	

Figure 21: LSMOD Command Output

Bitstreams Included in xapp1022.zip are bitstreams for the Virtex-6 ML605, Spartan-6 SP605, and Virtex-5 ML555 development boards that will support the MET driver application. These bitstreams are located in a subdirectory of the ZIP file called bitstreams.

Conclusion

The MET driver and application provide a simple interface to read and write to the PIO example design included with Xilinx Endpoint solutions for PCI Express. Instructions for installing and exercising the driver on a Windows XP operating system are provided in this document.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
09/19/07	1.0	Initial Xilinx release.
11/20/09	2.0	Added support for Virtex-6 and Spartan-6 FPGA Endpoint cores.

Notice of Disclaimer

Xilinx is providing this product documentation, hereinafter "Information," to you "AS IS" with no warranty of any kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You are responsible for obtaining any rights you may require for any implementation based on the Information. All specifications are subject to change without notice. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE INFORMATION OR ANY IMPLEMENTATION BASED THEREON, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF INFRINGEMENT AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Except as stated herein, none of the Information may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx.