

# Versal<sup>™</sup> Premium Series

## Breakthrough Integration of Networked, Power-Optimized Cores on an Adaptable Platform

## **OVERVIEW**

Versal Premium series features breakthrough integration of high-bandwidth, poweroptimized networking IP cores with High-Speed Crypto Engines for the fastest, most secure networks.

As a heterogeneous compute platform, the Versal Premium series is engineered to help users reach the highest levels of acceleration for a wide range of computeintensive data center workloads by providing the highest compute density, custom memory hierarchy, and massive on-chip memory.

With Vivado<sup>™</sup> Design Suite and the Vitis<sup>™</sup> unified software development platform, the Versal Premium series offers a complete solution stack for hardware and software developers for maximum productivity.

## HIGHLIGHTS

#### **Enabling the Fastest, Most Secure Networks**

- > 112G PAM4 transceivers for next-gen 800G networks
- > 600G channelized multirate Ethernet cores
- > 600G Interlaken cores with FEC for chip-to-chip interconnect
- > 400G High-Speed Crypto (HSC) Engines for security

### Highest Compute Density with Adaptable Acceleration

- > Industry's highest logic density at 7nm for differentiation and adaptability
- > AI/ML for network intelligence, e.g., anomaly detection and self-provisioning
- > Industry's highest DSP compute at 7nm for diverse workload acceleration
- > Integrated PCIe® Gen5 for host CPU-to-accelerator bandwidth
- > Dynamic Function eXchange (DFX) for dynamic workload provisioning

#### Highly Integrated HW/SW Platform for Greater Productivity

- > Programmable network on chip (NoC) for guaranteed QoS
- > Integrated shell for streamlined connectivity for cloud infrastructure
- > Greatly simplified system design by massive IP integration
- > Vivado Design Suite for hardware developers
- > Vitis development platform for software developers and data scientists



## ADAPTABLE TO ANY WORKLOAD

#### **Wired Communications**

- > Metro/Core Transport Networks
- > Data Center Interconnect
- > Security Appliances

#### **Data Center Compute**

- > Search
- > Recommendation
- > Video Analytics

#### **Test and Measurement**

- > Network Tester
- > Mobile Tester
- > PCIe Protocol Analyzer

#### Aerospace and Defense

- > Radar systems
- > Avionics

#### **FEATURES**

#### **AMD Versal Premium Series**

FEATURE	DESCRIPTION
Scalar Engines	<ul> <li>Complex algorithm processing and decision-making tasks</li> <li>Dual-core Arm® Cortex®-A72 application processing unit</li> <li>Dual-core Arm Cortex-R5F real-time processing unit</li> </ul>
Platform Management Controller	<ul> <li>&gt; Boot and configuration and advanced power and thermal management</li> <li>&gt; Security, safety, and reliability enclave</li> <li>&gt; Integrated platform interfaces and high-speed debug</li> </ul>
Adaptable Hardware Engines	<ul> <li>Re-architected for higher compute capacity and less place and route</li> <li>High bandwidth, low latency data movement between engines and I/Os</li> <li>Programmable memory hierarchy for optimal compute efficiency</li> </ul>
Intelligent Engines	<ul> <li>Enhanced DSP58 Engines for high-precision floating point and low latency</li> <li>Up to 99TOPs with INT8 and 23TFLOPs with FP32 of DSP compute bandwidth for acceleration</li> </ul>
Programmable Network on Chip	<ul> <li>&gt; High-bandwidth multi-terabit NoC for guaranteed QoS</li> <li>&gt; Programmable framework memory-mapped access to all resources</li> <li>&gt; Easy IP and kernel placement</li> </ul>
On-Chip Memory	<ul> <li>&gt; Up to 1Gb of tightly coupled memory for performance, power, and latency</li> <li>&gt; Up to 123TB/s<sup>1</sup> of on-chip memory bandwidth, 25X vs. GPU<sup>2</sup></li> </ul>
112G PAM4 Transceivers	<ul> <li>&gt; Timed with single-lane 100G deployment in 400G infrastructure</li> <li>&gt; Up to 9Tb/s of serial bandwidth in a smaller area with power efficiency</li> </ul>
PCIe <sup>®</sup> Gen5 with DMA and CCIX	<ul> <li>&gt; Host CPU-to-accelerator communication for next-generation compute applications</li> <li>&gt; Symmetric/asymmetric access to memory with cache coherent interconnect for accelerators</li> </ul>
Integrated 600G Ethernet and 100G Multirate Ethernet Cores	<ul> <li>&gt; Up to 5Tb/s of scalable Ethernet throughput</li> <li>&gt; Multirate: 400/200/100/50/40/25/10G</li> <li>&gt; Multi-standard: FlexE, Flex-O, eCPRI, FCoE, and OTN</li> </ul>
Integrated 600G Interlaken Cores with FEC	<ul> <li>Scalable chip-to-chip interconnect from 10Gb/s to 600Gb/s</li> <li>Integrated RS-FEC for power-optimized error correction</li> </ul>
400G High-Speed Cryptography Engines	<ul> <li>&gt; AES-GCM-256/128 engines</li> <li>&gt; Up to 1.6Tb/s of line rate encryption throughput</li> <li>&gt; 400G of MACsec, IPsec, and bulk encryption per engine</li> </ul>

## TAKE THE NEXT STEP

For more information about the AMD Versal Premium series, visit www.xilinx.com/versal-premium.

1: Memory bandwidth assumes largest Versal Premium device, all available block RAM and UltraRAM at their maximum rates, 72-bit dual-port configuration 2: "Dissecting the Nvidia Turing T4 GPU via Microbenchmarking" - https://arxiv.org/pdf/1903.07486.pdf

#### DISCLAIMERS

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.

#### COPYRIGHT NOTICE

© Copyright 2023 Advanced Micro Devices, Inc. All rights reserved. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. AMBA, AMBA Designer, ARM, ARM1176JZ-S, CoreSight, Cortex, and PrimeCell are trademarks of ARM in the EU and other countries. PCIe, and PCI Express are trademarks of PCI-SIG and used under license. PID# 231846771-I