

# Xilinx Adapt 2021: Data Center, 5G and Core Vertical Markets News





Aerospace & Defense

# Industry's First 7nm Radiation Tolerant Adaptive SoC for Space 2.0 Applications

# **Space Industry Market Challenges & Requirements**



- Downlink bandwidth is limited
- Fast time-to-market
  - Platform concept for reuse on multiple missions



- Low latency and high bandwidth
  - Seamless and reliable connectivity for broadband communications



- Machine learning in orbit
  - Object Detection
  - Image Classification



- Need capability to process on board a satellite vs ground station
  - Reduce development time to launch (2-3 years vs. 5-6 years)
  - Process hundreds of Gbps data streams in real time



- Flexible system architecture
  - Change algorithms "on the fly"
- Reliable components for long mission life, extreme environments
- SWaP (Size, Weight and Power) Tradeoffs

# **Target Markets and Applications**

#### for Space 2.0



Broadband
Internet

 High Speed Networks Earth Observation Payloads



- Hyperspectral Cameras
- Synthetic Aperture Radar

#### Navigation/ Technology



- GPS
- Entry/Descent/ Landing
- Instruments
- Avionics

Signal Processing, HW/SW Reconfigurable, Robust Package, Space Grade Tested, On Orbit Flexibility



# **Introducing XQR Versal for Space 2.0 Applications**



### 7nm Adaptable SoC for Space Applications

- AI Core and AI Edge family members with Scalar, Intelligent and Adaptable Engines (ARM CPUs, AI Engines & Prog. Logic)
- Innovative silicon design for SEU mitigation
- True on-orbit reconfiguration with unlimited programming cycles



### Ruggedized Organic Packaging

- AI Core 45mm x 45mm, AI Edge TBD
- Lidless with stiffener ring for added thermal mitigation capabilities
- Footprint compatible with commercial packages



### Production Space Test Flow

- Xilinx B-Flow for Organic Substrates (QML Q Equivalent)
- Designed for Space 2.0 Applications

### **Xilinx Space Grade Solutions**



\* Under evaluation

# **XQR Versal for Space 2.0 Portfolio**

		Al Core	Al Edge		
		XQRVC1902-1MSBVSRA2197	XQRVE*		
	AI Engines	400 (AIE)	12 - 34 (AIE-ML)		
Intelligent	AI Engine Data Memory (Mb)	100	6 – 17		
Engines	AI-ML Shared Memory (Mb)	-	48 - 68		
	DSP Engines	1,968	176 – 464		
	System Logic Cells (K)	1,968	80 – 329		
Adaptable	LUTs	899,840	36,608 - 150,272		
Engines	NoC Master/Slave Ports	28	2 – 5		
	Distributed RAM (Mb)	27	1.1 - 4.6		
	Total Block RAM (Mb)	34	1.7 - 5.4		
	UltraRAM (Mb) 130		13.2 - 43.6		
Memory	Accelerator RAM (Mb)	0	32		
wemory	Total SRAM Capacity (Mb)	164	48 - 85.6		
	DDR Memory Controllers	4	1		
	DDR Bus Width	256	64		
Scalar Engines	Application Processing Unit	Dual-core Arm Cortex-A72, 48k	<b 1="" 32kb="" ecc="" ecc<="" l1\$="" l2\$="" mb="" th="" w=""></b>		
	Real-time Processing Unit	Dual-core Arm Cortex-R5, 32KB/32KB L1\$ and 256KB TCM w/ECC			
	Memory	256KB On-Chip Memory w/ECC			
	Connectivity	Ethernet (x2); UART (x2); CAN-FD (x2) USB 2.0 (x1); SPI (x2); I2C (x2)			
	Platform Management Controller	Boot, Security, Safety, I	Nonitoring, High-Speed Debug		
Serial XCVRs	GTY Transceivers (32.75Gb/s)	44	0 – 8		
	CCIX & PCIe w/DMA (CPM)	1 x Gen4x16, CCIX	<u> </u>		
Integrated Protocol IP	PCI Express	4 x Gen4x8	0 - 1 x Gen4x8		
	Multi-rate Ethernet MAC	4	0 – 1		
Package	Ruggedized Organic BGA	VSRA2197, 45mm x 45mm, 0.92mm pitch	SSRA484/784, 19/23mm x 19/23mm, 0.8mm pitch		
ΙΟ		648 XPIO, 44 HDIO, 78 MIO, 44 GTY	114-216 XPIO, 0-22 HDIO, 78 MIO, 0-8 GTY		
			* Under evaluation		



#### > Device Availability

- XQR AI Core 3Q2022
- XQR AI Edge 2Q2024

### > XQR Versal Product Tables

- > Start designing today
  - Use XC equivalent device
  - Migrate to XQR

**E** XILINX.



Industry's first 7nm Radiation Tolerant Adaptive SoC targeted for broadband and constellation satellite applications

True unlimited on-orbit reconfiguration to enable "upgrade-on-the-fly" capability

Complete solution to "process and analyze" for real-time on-board processing needs including machine learning and artificial intelligence



Aerospace & Defense

# Defense-Grade XQ Ruggedized Versal Portfolio

## **Aerospace & Defense Industry System Challenges**

# High-availability in harsh environments



 Exposure to temperature extremes, moisture, dirt, shock vibration, radiation Long product life cycle



- Supporting systems for 20+ years lifecycle requirements
- Obsolescence management
- Ensuring supply chain resilience against counterfeit devices deployment

# Rigorous qualification requirements



- MIL-STD Reliability, hardware & embedded software qualifications
- Security certifications (agencies, military specific, EAL, etc.)
- Safety certifications (DO-254, DO-178, etc.)

#### Support Mission Critical Applications, Protection of Design and IP



### Xilinx Defense-Grade (XQ) Versal – Key Features

Eutectic Sn / Pb (Tin / Lead) BGA

Ruggedized Packaging

Full Mitigation of Tin Whiskering (Sn / Pb ++)

Extended Temperature Range & Full Range Tested

Mil-Std 883 Group D Characterization

Anti-counterfeiting Protections

Mask Set Control

Long Term Availability



# Defense-Grade XQ Versal AI Edge for Unmanned Systems

### Multi-Mission and Situationally Aware Unmanned Systems with Low SWaP

- Adaptable Engines for sensor fusion and pre-processing
- Intelligent Engines for low power, low latency Al and signal conditioning
- Scalar Engines for command and control
- Ruggedized Defense-grade parts (XQ)





# **XQ Versal Ruggedized Portfolio**

Product	XQ Versal Edge XQ Versal AI Core		ore	XQ Versal Prime				XQ Versal Premium					
Device	VE2102	VE2302	VC1352	VC1702	VC1902	VM1102	VM1402	VM1502	VM1802	VP1202	VP1402	VP1502	VP1702
XQ Package Footprint	SBRA484, SSRA784	SSRA784	NBRA1024, NSRE1369	NSRG1369, VSRA1596, VSRA2197	VIRA1596, VSRD1760, VSRA2197	SSRA784	NSRB1369, VSRD1760, VSRC1596	VSRA2197	VSRD1760, VSRA2197	VSRC2197, VSRA2785	VSRF1760, VSRA2785	VSRA2785, VSRA3340	VSRA3340
Speed- Temperature	1LSI, -1MSI, -2MSI, -1MSM							-1LSI, -1MSI, -2MSI					

- Select speed-temp-voltage options available in XQ
- M-temp (-55C to +125C) available in most devices -1MSM grade



- ▶ 1<sup>st</sup> Devices Availability: 1Q2022
  - XQ AI Core device (XQVC1902)
  - XQ Prime device (XQVM1802)
- XQ Versal Product Tables
- Start designs today
  - Use XC equivalent device-footprint
  - Migrate to XQ from compatible XC

### **Extending Defense-Grade with XQ Versal**



Versal

Architecture

# **Key Takeaways**

Extending 30+ years of Xilinx heritage & commitment to aerospace & defense industry, extending XQ families with the addition of XQ Versal Portfolio

Industry's most advanced defense-grade product: XQ Versal ACAP built on 7nm technology, offered in ruggedized package, with extended qualifications

Enabling industry-leading AI/ML and compute capability with XQ Versal ACAP in the harshest aerospace & defense application environments

Available military temp range (-55°C to +125°C), for full XQ Versal ACAP, including advanced processor system, programmable logic, and adaptable compute engines

#### **Automotive**

# New Automotive LiDAR Research From Xilinx and Strategy Analytics





### **New Global LiDAR Forecast**





Copyright© Strategy Analytics 2021



# **Xilinx Value Proposition in LiDAR**

### **Flexibility**



- Hardware re-programmability for adaptable algorithm implementations over time, over-the-air updates (OTA HW), and fast time-to-market.
- Heterogeneous compute domains (the right engine for the right job) for raw data processing, point cloud generation, and CNN.

#### **Parallel Processing**

Xilinx programmable logic (PL) offers parallel processing of multiple data paths simultaneously and independently. This capability enables true hardware (HW)-based processing pipelines for multiple lidar receive (RX) channels. Parallel HW processing reduces the need for clock speed, thus, reducing power.

### Customizable Deep Learning Processor Unit (DPU)

- Configurable computation engine dedicated to point cloud data processing – specifically object detection and segmentation.
- Adaptable for both 2D & 3D point cloud data processing.
- Helps our customers to future-proof their next-gen lidar systems with object detection & segmentation capabilities.

### We are the Leading Silicon Supplier in the LiDAR Market



# **Top Customer Collaborations**

### Velodyne LiDAR

Xilinx field programmable gate arrays (FPGA) and adaptive system-on-chips (SoC) are used in Velodyne's LiDAR sensors for image processing. Xilinx technology allows for flexible programming while providing scalable processing performance for complex sensory data. Our multi-processor system-on-a-chip (MPSoC) devices, which we're providing to Velodyne, combine CPU processing power with the flexibility of field-programmability, which means the devices can be reprogrammed as the design evolves. One device can be used for multiple "flavors" of Velodyne lidar, including future generations of product.



Fixed-function silicon cannot match the flexibility and adaptability of the Xilinx programmable logic, advanced DSP, and connectivity options. The adaptability of our silicon allows us to keep pace with Ouster's evolving requirements without forcing them to redesign their entire architecture. We've also got a long-standing heritage in functional safety, which means customers like Ouster have the assurance that our automotive-qualified products provide them with the reliability they, and their customers, require.



Image credit: Xilinx



Video credit: Xilinx

### Xilinx Value Proposition:

High-speed connectivity and data transmission via GTH transceivers

Advanced DSP capabilities produce rich point cloud images

© Copyright 2021 Xilinx

Low latency point cloud data transmission

### Xilinx Automotive ADAS & AD Focus Areas



Note: Not representing actual vehicle architecture; Sensors are for illustrative purposes



# Data Center Microsoft Azure Synapse Analytics Powered by Alveo Acceleration





# **Azure Synapse Accelerates Big Data Analytics with Alveo**

- 90% of Synapse Apache Spark workloads are CSV/JSON/Parquet. Xilinx Alveo U250 accelerators address one of the most common problems associated with Spark workloads: CSV/JSON parsing performance
- Xilinx accelerators deliver 40x performance improvements for Synapse Apache Spark instances
- Azure Synapse now leverages Azure NP-VM FPGA-aa-Service, powered by Xilinx Alveo, for Spark query acceleration
- Result: >40x increase in CSV/JSON Spark performance
  - CPU CSV parser per core(Ev3 series): 15MB/sec
  - FPGA CSV parser raw performance: 6.1 7.7 <u>GB/sec</u>



8

# Data Center Xilinx Video Transcoding SDK





# Xilinx Video Transcoding SDK

### U30: Industry-best performance



2x Density



50% lower power



50% lower cost

Video SDK: Ready To Stream



Full SDK: Tutorials, docs, examples, broad media framework support



Production hardened and ready to deploy



Faster time to market

U30 C ALVEO.

XILINX

### Industrial and Healthcare

# **Kria robotics** stack

### **Bringing ROS 2 down** to silicon

Pam Yocca Pam Yocca Harini Katakam Som Ong Stefano Stabelline Ron Micco State Napol-Nicke: Terry O'Neal Quenton Hall Topicion Hall tool kirclona Pranavi Somisetty Susan Cheng Susan Cheng Stefano Stabellini - Stabellini Todd Kirkland Trans January Vanishi Kirshna Suman And Subh Bhattacharya vesiev Kirshna Suman Jan Givish Malipeda San Barran and Andrew Andrew Barran Girish Malipeddi Suran Roods Terry O'Neal Brian Woods Brian Woods Vanshi Kirshna -----Terry O'Neal Pam Yocca subbattacharya Jubh Bhattacharya In tun Timu Timusi Jasvinder Khurana-Evan Leal

Josev Suining White Mayoral-White valuent Orfere fabring Milemeter and provide the second providence of Girish Malipeddi Quenton Hall Suenton Hall Frederic Rivoallon Stefano Stabellini Harini Katakam Siefano Slabellin - Janunder Khumana unter de Pam Yocca Milliona Tomas Thoresen Frederic Rivoallon Horn Kalakan Terry O'Neal Even Leal Tomas Theresen known in the and the second for the second Brian Woods Ram Houds Swatha Rao Gweatha Rao<sup>weatha</sup> het<mark>an</mark> Khona Evan Leal Jasvinder Khurana Brian Woods Evan Leal Ratidy Harlayove Rande Herlayove undi kidina antanan Khurana Sweatha Rao Tomas Thoresen Sieter Mapoul-Viktor Bier Mede Quenton Hall Nam Keinan Randy Hartgrove in Los Girich Malaceda Sweatha Rea Proton Innietty Frederic Revallon Todd Kirkland Vamshi Kirshna<sup>Brue Ukudi</sup> Evan Leal Terry O'Neal Victor Mayoral-Vilches Jusan Cheng Pranavi Somisetty Los Int

ton hours Jacomer Kinerara numbering Terras Thoreset Pan Youca Itefano Itabelini Evan Leal Wesley Skerfington Model Cover Vamshi Kirshna<sup>Ender</sup> Russia Initia Pam Socca Sneetha Ras Harmi Katakam<sup>anacas</sup> Vandsi Kirshta Gventon Hall Tomas Thoresen in these Evan Leal Even Leal Victor Mayoral-Viches Victor Mayoral-Viches Line wyTomas Thoresen Guenton Hall Jasunder Khurana Sil Balance \*=== Evan Leal Todd Kirkland Panty Hartquere Brian Woods Prinn Moods Prinn Groots Frederic Rivialion Evan Leal Sweatha Rao Trans Boenta Kali Marina Katakam Subh Bhattacharga Subh Bhatta Todd Kirkland Town Theread Randy Hartgrove Stefano Stabelini Brian Moods



Pranavi Somisetty

Pam Socca Girish Malpeda Susan Cheng Terra O'Neal



The Kria robotics stack (KRS) is a complete integrated set of robot components and utilities, built around ROS 2 and set to accelerate the development, certification and maintenance of industrial-grade robotic solutions

Empowering Hardware Acceleration and next-gen "robot chips"





#### Xilinx is Adopting ROS 2 and Gazebo as its Robotics SDK

**E** XILINX.

# KRS, a ROS 2 superset for industrial applications

Build industrial-grade Accelerated Applications for Robots with ROS 2



### **ROS 2-centric experience**

- ROS 2 and Gazebo focused Software Development Kit (SDK)
- Roboticists can leverage Xilinx tools easily through KRS to produce robot accelerated applications



### Real-time ROS 2

- More deterministic ROS 2 behaviors
- Through KRS, roboticists can leverage adaptive computing to create custom compute architectures and obtain a more deterministic and reliable ROS 2 experience







### Accelerated Apps for Robots

- A marketplace for ROS 2 packages
- Download accelerated and customized ROS 2 underlayers for improved real-time, throughput, low latency or cybersecurity

### KRS Extends the Kria SOM Portfolio to Roboticists



### Performance & ROS 2 Dev. Productivity Advantages



<sup>1:</sup> Evaluated using doublevadd\_publisher and accelerated\_doublevadd\_publisher - https://github.com/ros-acceleration/acceleration examples

2: Accounts for setting up the toolchain with ROS 2, cross-compilation of host code or creation and build of the accelerator among other necessary steps.

3: ROS 2 Node running in the scalar CPUs.

4: https://magpi.raspberrypi.org/articles/raspberry-pi-4-specs-benchmarks

### Xilinx is Leading ROS 2 Acceleration with the Hardware Acceleration Working Group (HAWG)

<u>Announced in April</u>, received strong interest, watch full meeting <u>here</u> (<u>discussion</u>).

Xilinx contributed and <u>open-sourced</u> a reference architecture for acceleration

Check out the <u>acceleration ROS</u> <u>Enhancement Proposal (REP)</u> to learn more

Join us in the next HAWG meeting, happening <u>September 29th</u>.



KV260 is the official reference hardware platform of the HAWG

Collaborating with Industry to Make ROS 2 Faster and Real-Time



**Industrial and Healthcare** 

# Vitis Libraries for Medical Ultrasound





# **Xilinx a Leader Across Medical Modalities**



# Supporting Demand in Markets Disrupted by COVID-19

#### **Existing Applications**

Hospital Equipment + Test Diagnostic



**Patient Monitors** 



Ultrasound



Ventilators



Lab / Chemistry



Endoscopy

#### Helping Accelerate New Technology Trends

HcloT - New and Emerging





# Xilinx Versal SoCs for Ultrafast Imaging in Ultrasound

- 'Ultrafast' Imaging techniques in medical Ultrasound scanners can produce the
  - Best image quality, accuracy, coverage depth
- A single Xilinx Versal<sup>™</sup> SoC can enable 'UltraFast' Imaging in an Ultra-Premium Medical Ultrasound Scanner
- Xilinx expanding Vitis unified software platform to include libraries for 'UltraFast' imaging
  - Fast development times and multiple iterations of algorithms for developers
- Libraries optimized and targeted for the innovative Versal Al engines



**E** XILINX.

### Integrated UltraFast Medical Ultrasound Libraries: Productivity & Performance

\*\*Early Access- End 2021\*\* \*\* Production – Mid 2022\*\*

#### Vitis Ultrasound Libraries

- Domain-specific, opensource and performanceoptimized libraries
- Enables rapid design for medical imaging scientists' Matlab code to Xilinx's Model-based design tool
- Develop using commonlyused high-level programming languages like C, C++, and Python



Xilinx Vitis™ Unified Software

Platform enables productivity

**EXILINX** 

# Performance: UltraFast Ultrasonic Imaging

All Data: 64 Active Elements, 1 Beamformer, 200 Lines \* FPS - Frames per second

\*\*Benchmarks shown above against RTX2070 running CUDA

Small Parts Ultrasound Imaging	Versal VCK190	GPU-RTX 2070	PC i7
Linear Interpolation	1101 fps	~40 fps	~1 fps
Matched Filter or Catmull-Rohm Spline Interpolation	365 fps	~4 fps	~0.006 fps
Linear Interpolation (int16)	4406 fps	~100 fps	~1 fps
Matched Filter Interpolation (int16)	1461 fps	~15 fps	~0.006 fps

Abdominal Imaging	Versal VCK190	GPU-RTX 2070	PC i7
Linear Interpolation	482 fps	~20 fps	~0.25 fps
Matched Filter Catmull-Rohm Spline Interpolation	160 fps	~1 fps	~0.0015 fps
Linear Interpolation (int16)	1920 fps	~90 fps	~0.25 fps
Matched Filter Interpolation (int16)	640 fps	~10 fps	~0.0015 fps

AI Engines on Versal Produced Benchmarks ~40 Times Faster Than CUDA Optimized GPUs

### Wired & Wireless Communications

# Xilinx Shipping Zynq RFSoC DFE in Volume









# **Portfolio for Current and Future Market Needs**

#### 7.125GHz

of Analog Bandwidth w/Hardened DFE Subsystem



# Zynq RFSoC DFE: Adaptive SoC with a Hardened Radio Subsystem



### Adaptive SoC

Arm Processing System • UltraScale+ Programmable Logic • 32G SerDes

### Hardened Radio Subsystem Single-Chip 8T8R FDD/TDD



Direct-RF DACs/ADCs 7.125GHz Direct-RF Bandwidth



Digital Pre-Distortion (DPD) Supports traditional & ultrawide band (400MHz) GaN PAs



Crest Factor Reduction (CFR) Up to 400MHz of Instantaneous Bandwidth

#### DUC / DDC<sup>1</sup> Multi-carrier, multiband support



illili

Signal Processing IP Re-Sampling, Equalizer

1: Digital Up-Conversion, Digital Down Conversion

# **XILINX**.

# **Thank You**

