

Dynamic Function eXchange featuring Abstract Shell

David Dye Xilinx Adapt February 2021





- Vivado Dynamic Function eXchange (DFX) solution
- New DFX flow capabilities
 - Nested DFX
 - Abstract Shell
- Customer Testimonial Abaco Systems
- Forthcoming DFX Solutions
 - Block Design Containers
 - Versal DFX





Xilinx DFX Solution Overview



Dynamic Function eXchange Overview

Expand System Flexibility

- Swap functions on the fly
- Perform remote updates while system is operational
- Cost and Size Reduction
 - Time-multiplexing hardware requires a smaller FPGA
 - Reduces board space
 - Minimizes bitstream storage
- Deploy Dynamic Systems
 - Dynamically load accelerated functions
 - Change features to systems in the field







Vivado DFX Tool Flow

In-context multi-pass hierarchical place and route solution

- First pass: route static plus one Reconfigurable Module (RM) per Reconfigurable Partition (RP)
- Remaining passes: route new RMs in context of locked static image
- Floorplan required to identify static vs. dynamic resources







New DFX Solution Capabilities



Nested DFX – Expand Silicon Flexibility

DFX within DFX: Subdivide an existing DFX region into multiple lower-level DFX regions

- Implementation flow follows hierarchical order
 - Change scope of static / reconfigurable boundary down to a lower level



- New in Vivado 2020.1 for UltraScale and UltraScale+ devices
 - Tcl script only; project mode support on roadmap

Nested Dynamic Function eXchange

Technology enables Dynamic Platforms





Abstract Shell for DFX

- Abstract Shell = Static Design limited to a minimal interface around target Reconfigurable Partition
 - Everything needed to implement Reconfigurable Modules must be included in DCP
- Key Solution Details
 - Write complete RP interface (logical, physical) in Abstract Shell
 - Must achieve sign-off timing from Abstract Shell environment
 - Generation of partial bitstreams from Abstract Shell environment
- Key Benefits
 - 1. Faster runtime and lower memory usage
 - 2. Compile all Reconfigurable Modules in parallel
 - 3. Hide proprietary static design information
 - 4. Bypass IP license check tags for static design
- Production release in Vivado 2020.2 for UltraScale+





Standard DFX flow vs Abstract Shell flow



Routed DCP after first implementation

>> 10

Intermediate DCP to second implementation

© Copyright 2021 Xilinx

Second Implementation Routed DCP **XILINX**.

Abstract Shell Reduces Implementation Runtime



- Average improvement across varied suite: 3X faster
- Runtime improvements depend on (static + RM) design size
 - Alveo platforms have smaller static portions compared to general DFX (e.g. Customer A) designs
 - Second order dependencies: Isolation of RM from static, tool algorithm heuristics
 - Memory Usage: 10x Design Checkpoint (.dcp) size reduction

Customer Example Design

VCU118 (VU9P) design

- 3 SLR device, 1 RP
- 2 memory interfaces + PCIe
- File size 331 MB
- Full Shell (locked static)
 - File size 266 MB
 - 97 min to implement RM
 - 21385 MB peak memory

Abstract Shell

- File size 10 MB
- 27 min to implement RM
- 14446 MB peak memory



					SLR2
KOY14	<u>X1 Y14</u>	x2Y14	<u>x3Y14</u>	<u>X4Y14</u>	X5Y14
X0Y13	X1Y13	x2Y13	X3Y13	<u>x4Y13</u>	X5Y13
X0Y12	X1Y12	x2Y12	X3Y12	X4Y12	х5 <u>ү12</u>
X0Y11	X1Y11	X2Y11	N.	X4Y11	х5Y11
X0Y10	X1Y10	X2Y10	(3Y10	X4Y10	X5Y10
; КОҮ9	X1 Y9	<u>x2Y9 t</u>		X¥Y9	X5Y9
soriitb		blo	Vâ	X4Y8	X5Y8
XOY7	X1Y7	x2Y7	X3Y7	X4Y7	X5Y7
XOY6	X1Y6	x2Y6	X3Y6	X4Y6	x5Y6
XOY5	X1Y5	x2Y5	X3Y5	X4Y5	X5Y5
l X0Y4	X1Y4	X2Y4	X3Y4	X4Y4	SLRU 1 X5Y4
 X0Y3	X1 Y3	x2Y3	хзүз	X4Y3	х5Y3
l X0Y2	<u>X1Y2</u>	x2Y2	хзү2	X4Y2	х5ү2
l XOY1	X1 Y1	X2Y1	<u>X3Y1</u>	X4Y1	х5ү1
XOYO	X1 Y0	X2Y0	X3Y0	X4Y0	X5Y0



More Examples of Customer Designs



Multi-User Scenario – Secondary User Programming Path



- Primary Customer shares Abstract Shell checkpoint and static design bitstream
 - Runtime details (e.g. Decoupling) managed in static design and loading firmware
 - All must be updated if anything in shell is updated, unless part of shell is in a second RP
 - IMPORTANT: Primary customer must have redistribution rights for any IP in static design
- Secondary Customer programs first with delivered static bitstream
 - Then with their own partial bitstreams





Forthcoming DFX Solutions



Block Design Containers in IP Integrator

- Instantiate or create one Block Design inside another
 - Enables Modular Design for reusability
 - Allows Team Based Design
 - Enables DFX Flow

- Block Design Container capabilities
 - Build designs bottom-up or top-down
 - Load different versions to active status
 - Differentiate between synthesis and simulation
 - Modify address information from top level

Re-customiz	ie IP		×
Block Desig	n Container - Early Access (1.0)		4
Documental	ion 🛛 🗁 IP Location		
Component	Name rp_1		
General	Dynamic Function eXchange (DFX)		
C Freeze	the boundary of this container		î
Synthesis	and Simulation settings		
Synth	esis sources		
+	—		
Nam	e Location	Active	
rm_1	.bd C:/Xilinx/examples/Versal_BDC_DFX/axi_gpio_in		
rm_2	2.bd C:/Xilinx/examples/Versal_BDC_DFX/axi_gpio_in_	O	
🗌 Us Simul	e the same source as Synthesis ation sources		
+	-		
Nam	e Location	Active	
rm_1	.bd C:/Xilinx/examples/Versal_BDC_DFX/axi_gpio_in	O	
rm_2	2.bd C:/Xilinx/examples/Versal_BDC_DFX/axi_gpio_in		
			~
		ОК	Cancel

Block Design Containers enable DFX

BDC can be set as Reconfigurable

- Establishes logical instance with multiple design variants
- Use DFX Wizard to manage system
 - Define Configurations
 - Create and Manage Runs
 - Set strategies and options

in an					
onfiguration Pune					
T - V	Orafianation	Descet	Quantatista	Due Obstant	
vame ∕ ⊳ impl_1	config_1 *	Parent	Constraints	Line Strategy	
▷ child_0_impl_1	config_2 *	⊑ impl_1 ▼	🗅 constrs_1 (active ❤	🗯 Vivado Implementation Defaults (Vivado Implementation 2020 🗸	
					>
Child_0_impl_1	config_2 *	impl_1 ♥	Generation Constrs_1 (active ♥	Vivado Implementation Detaults (Vivado Implementation 2020 V	>

le-customize IP			
ock Design (container - Early Access (1.0)		
ocumentation	IP Location		
omponent Nan	rp_1		
eneral Dyn	amic Function eXchange (DFX)		
Freeze the	boundary of this container		î
Synthesis and	Simulation settings		
Synthesis	sources		_
+ -			
Name	Location	Active	
rm_1.bd	C:/Xilinx/examples/Versal_BDC_DFX/axi_gpio_in	۲	
rm_2.bd	C:/Xilinx/examples/Versal_BDC_DFX/axi_gpio_in	0	
✓ Use the Simulation	e same source as Synthesis I sources		
Name	Location	Active	
rm_1.bd	C:/Xilinx/examples/Versal_BDC_DFX/axi_gpio_in	۲	
rm_2.bd	C:/Xilinx/examples/Versal_BDC_DFX/axi_gpio_in	0	
		r	
		ОК	Cancel

Key Advancements in Versal for DFX

Configuration Performance Increase

- Maximum bandwidth 8X faster than Zynq US+ MPSoC (6.4GByte/sec)*
- Capable of reconfiguring 1M logic cells in under 8ms
- Hardened Memory Controllers + DDRIO moved to periphery
 - Memory controllers remain active while fabric is reconfigured
 - Moving DDRIO out of fabric improves ease of floorplanning
- Hardened PCIe + DMA
 - PCIe enumerated with minimal programming
 - PCIe can remain active during reconfiguration
- Floorplan granularity twice as fine
 - Programming images aligned to half clock region height





Versal DFX – Network on Chip (NoC)

NoC can be split between static and reconfigurable functions

- Any static part of the NoC continues to operate during reconfiguration
- One or more endpoints and associated paths can be reconfigured
- NoC Represented as multiple instances of Hierarchical IP
 - Each instance represents a subset of the master and slave units
 - Each instance is customized individually to specify number and type of ports, connectivity and QoS
- INI connects different sections of NoC
 - Logical/physical boundary established
- Quiescing traffic occurs automatically during reconfiguration





Platform/Workload Model

Platform remains operational at all times

- Remainder of the device is the reconfigurable area or "Workload"
- The Platform may consist of:
 - PS/PMC
 - PCIe (CPM) with XDMA
 - GTs + XPIPE
 - DDR Memory Interface (XPIO/XPHY/XPLL/DDRMC)
 - AXI Connections to fabric and AIE through NoC
- Note: These elements must be configured initially through a primary boot interface such as QSPI



Dynamic Function eXchange Resources

From the Xilinx.com home page:

- Products →
- Hardware Development →
- Vivado Design Suite,
- then click **Dynamic Function eXchange**

Resources available:

- Documentation
- Tutorials
- Application Notes
- IP Product Guides
- Videos

Vivado Design Suite Tutorial: Dynamic Function eXchange Key Concepts

Dynamic Function eXchange Home Page

V2020.1 - Published 2020-06-25

Getting Started

Introduction

Dynamic Function eXchange

🔟 Vivado Design Suite User Guide: Dynamic Function eXchange

	What Does Dynamic Function eXchange Software Flow Look Like?	🔵 2020-06-24
	🔟 Can I Use the Vivado IDE in Project Mode for Dynamic Function eXchange?	🔵 2020-06-24
	Do I Program the Full and Partial BIT files?	🔵 2020-06-24
	What Are the Key Design Considerations for Dynamic Function eXchange with 7 Series Devices?	🔵 2020-06-24
	What Are the Key Design Considerations for Dynamic Function eXchange with UltraScale and UltraScale+ Devices?	🔵 2020-06-24
	Do I Floorplan My Reconfigurable Modules?	🔵 2020-06-24
	🖾 Can I Use Project Flow for Dynamic Function eXchange?	🔵 2020-06-24
	🖾 When Do I Need to Use a Clearing BIT file for UltraScale Devices?	🔵 2020-06-24
	Frequently Asked Questions	Published
	Z Can I Use Vivado Debug Cores in a Dynamic Function eXchange Design?	🔵 2020-06-24
	How do I debug Partial Reconfiguration designs?	
DocNay	How Do I Use the SNAPPING_MODE Property?	
Ducinav	How Do I Load a Bitstream Across the PCI Express Link in UltraScale Devices for Tandem PCIe and Partial Reconfiguration	
Design	How Do I Manually Control the Placement of the PartPins?	
Hub	How Do I Update BRAM with ELF file for Partial Reconfiguration when MicroBlaze is Inside of the Reconfigurable Module?	

E XILINX.

Published

2020-06-24

02020-06-03

Published

Dynamic Function eXchange Resources		
Videos	Design Files	Published
Dynamic Function eXchange Training Series: Floorplanning		
Dynamic Function eXchange Training Series: Advanced Floorplanning		
Partial Reconfiguration for UltraScale+		aligned 2017-04-19
Partial Reconfiguration for UltraScale		<i>₽</i> 2014-11-25
Partial Reconfiguration in Vivado (7 Series)		<i>₽</i> 2013-12-20
Dynamic Function eXchange IP	Design Files	Published
Dynamic Function eXchange Controller Product Page		
Dynamic Function eXchange Decoupler Product Page		
Dynamic Function eXchange AXI Shutdown Manager Product Page		
Dynamic Function eXchange Bitstream Monitor Product Page		
Application Notes	Design Files	Published
Fast Partial Reconfiguration Over PCI Express	Design Files	a 2019-03-11 🛲

XILINX

Thank You

